Power consumption and the footprint of future network elements are expected to become the main limiting factors for scaling the current architectures and approaches to capacities of hundreds of terabits or even petabits per second. Since the underlying demand for network capacity can be satisfied only by contemporaneously increasing transmission bit rate, processing speed, and switching capacity, it unavoidably will lead to increased power consumption of network nodes. On the one hand, using optical switching fabrics could relax the limitations to some extent, but large optical buffers occupy larger areas and dissipate more power than electronic ones. On the other hand, electronic technology has made fast progress during the past decade regarding reduced feature size and decreased power consumption. It is expected that this trend will continue in the future. This paper addresses power consumption issues in future high-capacity switching and routing elements and examines different architectures based on both pure packet-switched and pure circuit-switched designs by assuming either all-electronic or all-optical implementation, which can be seen as upper and lower bounds regarding power consumption. The total power consumption of a realistic and appropriate technology for future high-performance core network nodes would probably lie somewhere between those two extreme cases. Our results show that implementation in optics is generally more power efficient; especially circuit-switched architectures have a low power consumption. When taking into account possible future developments of Si CMOS technology, even very large electronic packet routers having capacities of more than hundreds of terabits per second seem to be feasible. Because circuit switching is more power efficient and easier to implement in optics than pure packet switching, the scalability limitation due to increased power consumption could be considerably relaxed when a kind of dynamic optical circuit switching is used within the core network together with an efficient flow aggregation at edge nodes.

© 2009 Optical Society of America

You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Log in to access OSA Member Subscription

You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Log in to access OSA Member Subscription

Related Journal Articles

• All-fiber coherent beam combining of fiber lasers (OL)
• Modulation of Coupling in a Photonic Switch by Resonant Interference (AO)
• Analysis of an Optically Controlled Photonic Switch (AO)
• Shaping of the End of a Multimode Optical Fiber for Efficient Coupling Light from a Laser Diode (AO)
• Demonstration of a Multichannel Optical Interconnection by use of Imaging Fiber Bundles Butt Coupled to Optoelectronic Circuits (AO)

Related Conference Papers

• 4-Port interleavers and fully-circulating bi-directional circulators
• Dynamic Optical Memory Based on Light Trapping in a Ring Resonator Using Asymmetric Grating Assisted Codirectional Couplers
• Experimental results of an antisymmetric grating coupler in an all-fiber geometry
• Improvements of Crosstalk in Variable-Refractive Index Waveguide Array Demultiplexer
• 10-Packet-Depth, 40 Gb/s Optical Buffer with a <0.5 ns Reconfiguration Time Using 116 ns, Continuously Tunable Conversion/Dispersion Delays
• 10-Packet-Depth, 40 Gb/s Optical Buffer with a <0.5 ns Reconfiguration Time Using 116 ns, Continuously Tunable Conversion/Dispersion Delays