Abstract
A free-space optical interconnection scheme is described for massively parallel processors based on the interconnection-cached network architecture. The optical network operates in a circuit-switching mode. Combined with a packet-switching operation among the circuit-switched optical channels, a high-bandwidth, low-latency network for massively parallel processing results. The design and assembly of a 64-channel experimental prototype is discussed, and operational results are presented.
© 1996 Optical Society of America
Full Article | PDF ArticleMore Like This
Mikihiro Kajita, Kenichi Kasahara, Tae Jin Kim, David T. Neilson, Ichiro Ogura, Ian Redmond, and Eugen Schenfeld
Appl. Opt. 37(17) 3746-3755 (1998)
Matthias Gruber, Jürgen Jahns, El Mehdi El Joudi, and Stefan Sinzinger
Appl. Opt. 40(17) 2902-2908 (2001)
Ahmed Louri and Hongki Sung
Appl. Opt. 33(32) 7588-7598 (1994)