Abstract

The wormhole adaptive recovery-based routing via pre-emption (WARRP) core optoelectronic chip, which integrates core deadlock-handling circuitry for a fully adaptive deadlock-free multiprocessor network router, is presented. This chip demonstrates primarily the integration of complex deadlock-recovery circuitry and free-space optoelectronic input–output on a monolithic GaAs-based chip. The design and implementation of the first-generation, bit-serial, torus-connected chip that uses 1400 transistors and six light-emitting diode–photodetector pairs is presented.

© 1998 Optical Society of America

Smart-pixel-based network interface chip

Timothy Mark Pinkston and Charles Kuznia
Appl. Opt. 36(20) 4871-4880 (1997)

Terabit optical local area networks for multiprocessing systems

Ted H. Szymanski, Albert Au, Myriam Lafrenière-Roula, Victor Tyan, Boonchuay Supmonchai, James Wong, Belkacem Zerrouk, and Stefan Thomas Obenaus
Appl. Opt. 37(2) 264-275 (1998)

Design approaches for VCSEL’s and VCSEL-based smart pixels toward parallel optoelectronic processing systems

Takashi Kurokawa, Shinji Matso, Tatsushi Nakahara, Kota Tateno, Yoshitaka Ohiso, Atsushi Wakatsuki, and Hiroyuki Tsuda
Appl. Opt. 37(2) 194-204 (1998)

Optimal usage of available wiring resources in diffractive–reflective optoelectronic multichip modules

José L. Cruz-Rivera, D. Scott Wills, Thomas K. Gaylord, and Elias N. Glytsis
Appl. Opt. 37(2) 233-253 (1998)

Specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing

Dietmar Fey, Bernd Kasche, Christian Burkert, and Oliver Tschäche
Appl. Opt. 37(2) 284-295 (1998)