Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

Control architecture for high capacity multistage photonic switch circuits

Not Accessible

Your library or personal account may give you access

Abstract

<p><a href="http://www.osa-jon.org/virtual_issue.cfm?vid=28">Feature Issue on Nanoscale Integrated Photonics for Optical Networks</a></p>A layered, digital control architecture is proposed and demonstrated for relaxed-tolerance multistage photonic circuits. Preallocated optical paths and precalibrated switches are used in a hierarchical control scheme to anticipate and equalize power fluctuations from multiple input paths. Fast reconfigurability is facilitated, which ensures predefined optical powers at the switch stage outputs without incurring excess time delay or power transients. Experimental validation has led to the development of a dual stage switch router with three input nodes each transmitting four 10Gbit/s wavelength multiplexed payloads. Low penalty power equalization is observed after both a first and a second stage switch and is extendable to 10×10Gbit/s operation. We show that the output power is indeed set to within 0.5dB at 0dBm for an input power dynamic range of more than 20dB. The combination of self-calibration and modular control demonstrated in a two stage switch topology is believed to be scalable to more sophisticated multistage networks. As the concept does not require delay lines, it is believed that it will have advantages in facilitating the integration of controlled photonic circuits.

© 2007 Optical Society of America

PDF Article
More Like This
Polarization-controlled multistage switch based on polarization-selective computer-generated holograms

Ashok V. Krishnamoorthy, Fang Xu, Joseph E. Ford, and Yeshayahu Fainman
Appl. Opt. 36(5) 997-1010 (1997)

Analysis of control subsystems for free-space photonic switching architectures

Thomas J. Cloonan, Frederick B. McCormick, and Anthony L. Lentine
Appl. Opt. 31(14) 2587-2606 (1992)

Optical Router Control Architecture and Contention Resolution Algorithms Capable of Asynchronous, Variable-Length Packet Switching

Haijun Yang, Zhong Pan, Venkatesh Akella, Chen-Nee Chuah, and S. J. B. Yoo
J. Opt. Commun. Netw. 2(9) 745-759 (2010)

Cited By

You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Login to access Optica Member Subscription

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All Rights Reserved