Abstract
The state-of-the-art of on-chip tunable delay lines in silicon-on-insulator technology is discussed. Architectures, theoretical results, limits and experimental results up to 10 bits delay at 100 Gbit/s are presented.
© 2010 Optical Society of America
PDF ArticleMore Like This
A. Canciamilla, C. Ferrari, A. Melloni, M. Torregiani, F. Morichetti, A. Samarelli, M. Sorel, and R. De La Rue
CK6_4 The European Conference on Lasers and Electro-Optics (CLEO/Europe) 2009
F. Morichetti, C. Ferrari, A. Melloni, and M. Martinelli
IWG1 Integrated Photonics and Nanophotonics Research and Applications (IPR) 2008
S. Combrié, J. Bourderionnet, P. Colman, D. Dolfi, and A. De Rossi
CTuHH6 Conference on Lasers and Electro-Optics (CLEO:S&I) 2010