Abstract

The distribution of the master clock in high-speed digital-switching machines is a longstanding problem. Because of limitations in electronic fan-out capability, clock distribution is typically achieved by cascading many buffer amplifiers and finally shipping the output of each final buffer, via point-to-point transmission line, to the destination printed circuit board.

© 1991 Optical Society of America