Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

Deflection Routing in Multi-Channel Photonic Network on Chip Architecture

Not Accessible

Your library or personal account may give you access

Abstract

This paper presents a multi-channel photonic network on chip architecture employing deflection routing, Simulation result shows this network architecture has 60% latency decrease compared to generic photonic network on chip.

© 2009 OSA, IEEE Photonics Society, SPIE, COS, CIC

PDF Article
More Like This
On the Feasibility of Reconfigurable Photonic Network on Chip

Yaohui Jin, Jianxiong Tang, Zhijuan Chang, Yu Gao, and Weisheng Hu
ThH4_2 Conference on Lasers and Electro-Optics/Pacific Rim (CLEO/PR) 2009

Ultra-low Latency Reconfigurable Photonic Network on Chip Architecture Based on Application Pattern

Yu Gao, Yaohui Jin, Zhijuan Chang, and Weisheng Hu
OTuI4 Optical Fiber Communication Conference (OFC) 2009

Buffered Deflection Routing in Optical Network-on-Chip

Na Zhang, Huaxi Gu, Zheng Chen, and Ke Chen
AW3H.4 Asia Communications and Photonics Conference (ACP) 2013

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.