Abstract
An economical hardware solution based on Field Programmable Gate Array (FPGA) for generating horizontal-parallax-only (HPO) hologram sub-lines at a rate of over 100M pixels per second is reported.
© 2009 Optical Society of America
PDF ArticleMore Like This
Daoming Dong, Andrew Kadis, Youchao Wang, and Timothy D. Wilkinson
HF1D.3 Digital Holography and Three-Dimensional Imaging (DH) 2020
Ted H. Szymansk, Martin Saint-Laurent, Victor Tyan, and Albert Au
OThB3 Optics in Computing (IP) 1999
Jose M Mumbra, Demetri Psaltis, Gan Zhou, Xin An, and Fai Mok
OThB4 Optics in Computing (IP) 1999