Abstract
We report on the design of a micro-optical pathway block to interconnect 2-D Photonic-VLSI chips. We model the impact of manufacturing and assembly errors with a tolerance analysis and verify our conclusions experimentally.
© 2000 Optical Society of America
PDF ArticleMore Like This
G. Verschaffelt, R. Buczynski, P. Tuteleers, P. Vynck, V. Baukens, H. Ottevaere, S. Kufner, M. Kufher, A. Hermanne, J. Genoe, D. Coppée, R. Vbunckx, P. Heremans, H. Thienpont, and I. Veretennicoff
CThG4 Conference on Lasers and Electro-Optics (CLEO:S&I) 1998
V. Baukens, G. Verschaffelt, P. Tuteleers, P. Vynck, H. Ottevaere, M. Kufner, S. Kufner, H. Thienpont, I. Veretennicoff, R. Bockstaele, B. Dhoedt, and R. Baets.
LFD.5 International Optical Design Conference (IODC) 1998
H. Thienpont, G. Verschaffelt, R. Buczynski, P. Tuteleers, P. Vynck, V. Baukens, S. Kufner, M. Kufner, A. Hermanne, J. Genoe, D. Coppée, R. Vounckx, P. Heremans, and I. Veretennicoff
DTuD.5 Diffractive Optics and Micro-Optics (DOMO) 1998