OSA's Digital Library

Applied Optics

Applied Optics

APPLICATIONS-CENTERED RESEARCH IN OPTICS

  • Vol. 37, Iss. 26 — Sep. 10, 1998
  • pp: 6140–6150

Automated design of integrated circuits with area-distributed input–output pads

Richard Rozier, Ray Farbarik, Fouad Kiamilev, Jeremy Ekman, Premanand Chandramani, Ashok V. Krishnamoorthy, and Richard Oettel  »View Author Affiliations


Applied Optics, Vol. 37, Issue 26, pp. 6140-6150 (1998)
http://dx.doi.org/10.1364/AO.37.006140


View Full Text Article

Enhanced HTML    Acrobat PDF (1921 KB)





Browse Journals / Lookup Meetings

Browse by Journal and Year


   


Lookup Conference Papers

Close Browse Journals / Lookup Meetings

Article Tools

Share
Citations

Abstract

We present a method for automating the creation of complementary-metal-oxide-semiconductor (CMOS) integrated circuits that successfully utilizes a large number of area-distributed pads for input–output communication. This method uses Duet Technologies’ epoch computer-aided-design tool for automated placement and routing of CMOS circuitry, given a schematic netlist as an input. The novelty of this approach is that it uses Duet Technologies’ eggo program to place and route area-pad signals. To verify this methodology, it is applied to the design of a digital signal-processing circuit, with 200 optical area-pad input–outputs and 44 perimeter-pad input–outputs, that is being fabricated with Bell Labs 1997 CMOS–multiple-quantum-well foundry. The layout results are as good as or better than the results obtained by manual layout.

© 1998 Optical Society of America

OCIS Codes
(200.2610) Optics in computing : Free-space digital optics
(200.4650) Optics in computing : Optical interconnects
(250.5300) Optoelectronics : Photonic integrated circuits

History
Original Manuscript: December 9, 1997
Revised Manuscript: March 30, 1998
Published: September 10, 1998

Citation
Richard Rozier, Ray Farbarik, Fouad Kiamilev, Jeremy Ekman, Premanand Chandramani, Ashok V. Krishnamoorthy, and Richard Oettel, "Automated design of integrated circuits with area-distributed input–output pads," Appl. Opt. 37, 6140-6150 (1998)
http://www.opticsinfobase.org/ao/abstract.cfm?URI=ao-37-26-6140


Sort:  Author  |  Year  |  Journal  |  Reset  

References

  1. S. R. Forrest, H. S. Hinton, eds., Special issue on smart pixels, IEEE J. Quantum Electron. 29(2), (1993).
  2. A. Gottlieb, Y. Li, E. Schenfeld, eds., MPPOI’96, Proceedings of the Third International Conference on Massively Parallel Processing Using Optical Interconnects (IEEE Computer Society, Los Alamitos, Calif., 1996).
  3. A. V. Krishnamoorthy, J. E. Ford, K. W. Goossen, J. A. Walker, B. Tseng, S. P. Hui, J. E. Cunningham, W. Y. Jan, T. K. Woodward, M. C. Nuss, R. G. Rozier, F. E. Kiamilev, D. A. B. Miller, “The AMOEBA chip: an optoelectronic switch for microprocessor networking using dense-WDM,” in Ref. 2, pp. 94–100.
  4. D. A. Doane, P. D. Franzon, eds., Multichip Modules and Alternatives: The Basics (Van Nostrand Reinhold, New York, 1992).
  5. T. K. Woodward, A. V. Krishnamoorthy, A. L. Lentine, K. W. Goossen, J. A. Walker, J. E. Cunningham, W. Y. Jan, L. A. D’Asaro, L. M. F. Chirovsky, S. P. Hui, B. Tseng, D. Kossives, D. Dahringer, R. Leibenguth, “1 Gb/s two-beam transimpedance smart pixel receivers made from hybrid GaAs MQW modulators bonded to 0.8 μm silicon CMOS,” IEEE Photon. Technol. Lett. 8, 422–424 (1996). [CrossRef]
  6. N. Weste, K. Eshragian, Principles of VLSI Design: A Systems Perspective (Addison-Wesley, Reading, Mass., 1993).
  7. F. E. Kiamilev, J. S. Lambirth, R. G. Rozier, A. V. Krishnamoorthy, “Design of a 64-bit microprocessor core IC for hybrid CMOS-MQW technology,” in Ref. 2, pp. 53–60.
  8. J. Ekman, “Hybrid optoelectronic programmable arithmetic unit HP14TB 0.5 μm CMOS-MQW foundry run,” Internal Tech. Rep. (University of North Carolina at Charlotte, Charlotte, N.C., 1997).
  9. A. V. Krishnamoorthy, J. E. Ford, K. W. Goossen, A. L. Lentine, S. P. Hui, B. Tseng, L. M. F. Chirovsky, R. Leibenguth, D. Kossives, D. Dahringer, L. A. D’Asaro, F. E. Kiamilev, G. F. Aplin, R. G. Rozier, D. A. B. Miller, “Photonic page buffer based on GaAs multiple-quantum-well modulators bonded directly over active silicon complementary-metal-oxide-semiconductor (CMOS) circuits,” Appl. Opt. 35, 2439–2448 (1996). [CrossRef] [PubMed]
  10. A. V. Krishnamoorthy, R. G. Rozier, J. E. Ford, F. E. Kiamilev, “CMOS static RAM chip with high-speed optical read and write,” IEEE Photon. Technol. Lett. 9, 1517–1519 (1997). [CrossRef]
  11. K. K. Chau, M. W. Derstine, S. Wakelin, J. Cloonan, F. E. Kiamilev, A. V. Krishnamoorthy, K. W. Goosen, J. A. Walker, J. E. Cunningham, W. Y. Jan, B. Tseng, S. Hui, L. M. F. Chirovsky, “Smart pixel memory buffer array with parallel and serial access,” in Digest of IEEE/LEOS 1996 Summer Topical Meetings on Smart Pixels (IEEE, New York, 1996), pp. 28–29.
  12. F. E. Kiamilev, R. G. Rozier, A. V. Krishnamoorthy, “Smart pixel IC layout methodology and its application to photonic page buffers,” Intl. J. Optoelectron. 11, 199–216 (1997).
  13. A. V. Krishnamoorthy, J. E. Ford, K. W. Goosen, J. A. Walker, B. Tseng, W. Y. Jan, T. K. Woodward, R. G. Rozier, F. E. Kiamilev, D. A. B. Miller, “Fabrication and testing of AMOEBA: an optoelectronic switch for multiprocessor networking,” in Digest of IEEE/LEOS 1996 Summer Topical Meetings on Smart Pixels (IEEE, New York, 1996), pp. 48–49.
  14. M. Upton, K. Samii, S. Sugiyama, “Integrated placement for mixed macro cell and standard cell designs,” in Proceedings of the 27th Design Automation Conference (Institute of Electrical and Electronics Engineers, New York, 1990), pp. 32–35.
  15. Epoch User’s Manual, Duet Technologies Corporation, Bellevue, Wash., 1997.
  16. A. Margarino, A. Romano, A. De Gloria, F. Curatelli, P. Antognetti, “A tile expansion router,” IEEE Trans. Comput. Aided Des. CAD-6, 507–517 (1987). [CrossRef]
  17. H. Shin, A. Sangiovanni-Vincentelli, “MIGHTY: a rip-up and reroute detailed router,” in Proceedings of IEEE International Conference on Computer-Aided-Design (IEEE, New York, 1986), pp. 2–5.
  18. J. K. Ousterhout, “Corner stitching: a data-structuring technique for VLSI layout tools,” IEEE Trans. Comput. Aided Des. CAD-3, 87–100 (1984). [CrossRef]
  19. G. Clow, “A global routing algorithm for general cells,” in Proceedings of ACM/IEEE Twenty-First DAC (IEEE, New York, 1984), pp. 45–51.
  20. Ref. 16, pp. 5-1–5-113.

Cited By

Alert me when this paper is cited

OSA is able to provide readers links to articles that cite this paper by participating in CrossRef's Cited-By Linking service. CrossRef includes content from more than 3000 publishers and societies. In addition to listing OSA journal articles that cite this paper, citing articles from other participating publishers will also be listed.


« Previous Article  |  Next Article »

OSA is a member of CrossRef.

CrossCheck Deposited