OSA's Digital Library

Applied Optics

Applied Optics


  • Vol. 38, Iss. 5 — Feb. 10, 1999
  • pp: 838–846

Field-programmable smart-pixel arrays: design, VLSI implementation, and applications

Sherif S. Sherif, Stefan K. Griebel, Albert Au, Dennis Hui, Ted H. Szymanski, and H. Scott Hinton  »View Author Affiliations

Applied Optics, Vol. 38, Issue 5, pp. 838-846 (1999)

View Full Text Article

Enhanced HTML    Acrobat PDF (547 KB)

Browse Journals / Lookup Meetings

Browse by Journal and Year


Lookup Conference Papers

Close Browse Journals / Lookup Meetings

Article Tools



A smart-pixel array is a two-dimensional array of optoelectronic devices that combine optical inputs and outputs with electronic processing circuitry. A field-programmable smart-pixel array (FP-SPA) is a smart-pixel array capable of having its electronic functionality dynamically programmed in the field. Such devices could be used in a diverse range of applications, including optical switching, optical digital signal processing, and optical image processing. We describe the design, VLSI implementation, and applications of a first-generation FP-SPA implemented with the 0.8-µm complementary metal-oxide semiconductor–self-electro-optic effect device technology made available through the Lucent Technologies–Advanced Research Projects Agency Cooperative (Lucent/ARPA/COOP) program. We report spice simulations and experimental results of two sample applications: In the first application, we configure this FP-SPA as an array of free-space optical binary switches that can be used in optical multistage networks. In the second, we configure the device as an optoelectronic transceiver for a dynamically reconfigurable free-space intelligent optical backplane called the hyperplane. We also describe the testing setup and the electrical and the optical tests that demonstrate the correct functionality of the fabricated device. Such devices have the potential to reduce significantly the need for custom design and fabrication of application-specific optoelectronic devices in the same manner that field-programmable gate arrays have largely eliminated the need for custom design and fabrication of application-specific gate arrays, except in the most demanding applications.

© 1999 Optical Society of America

OCIS Codes
(200.2610) Optics in computing : Free-space digital optics
(200.3050) Optics in computing : Information processing
(250.0250) Optoelectronics : Optoelectronics
(250.3140) Optoelectronics : Integrated optoelectronic circuits

Original Manuscript: June 17, 1998
Revised Manuscript: November 10, 1998
Published: February 10, 1999

Sherif S. Sherif, Stefan K. Griebel, Albert Au, Dennis Hui, Ted H. Szymanski, and H. Scott Hinton, "Field-programmable smart-pixel arrays: design, VLSI implementation, and applications," Appl. Opt. 38, 838-846 (1999)

Sort:  Author  |  Year  |  Journal  |  Reset  


  1. H. S. Hinton, “Architectural considerations for photonic switching networks,” IEEE J. Selected Areas Commun. 6, 1209–1226 (1988). [CrossRef]
  2. T. H. Szymanski, H. S. Hinton, “Architecture of field programmable smart pixel arrays,” in Proceedings of the International Conference on Optical Computing 94 Vol. 139 of IOP Conference Proceedings (Institute of Physics, Bristol, UK, 1995), pp. 497–500.
  3. T. H. Szymanski, “Field programmable smart pixel arrays for an intelligent optical backplane,” in Proceedings of the Fourth Canadian Workshop on Field Programmable Devices (The University of Toronto, Toronto, Canada, 1996), pp. 55–61.
  4. S. S. Sherif, T. H. Szymanski, H. S. Hinton, “Design and implementation of a field programmable smart pixel array,” in Proceedings of the 1996 IEEE/LEOS Summer Topical Meeting (Institute of Electrical and Electronics Engineers, New York, 1996), pp. 78–79.
  5. T. M. Pinkston, C. Kuznia, “Smart-pixel-based network interface chip,” Appl. Opt. 36, 4871–4880 (1997). [CrossRef] [PubMed]
  6. D. Fey, B. Kasche, C. Burkert, O. Tschäche, “Specifications for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing,” Appl. Opt. 37, 284–295 (1998). [CrossRef]
  7. M. Ishikawa, “System architecture for integrating optoelectronic computing,” Optoelectron. Devices Technol. 9, 29–36 (1994).
  8. J. Depreitere, H. Neefe, H. van marck, J. Van Campenhout, R. Baets, B. Dhoedt, H. Thienpont, I. Veretennicoff, “An optoelectronic 3D field programmable gate array,” in Proceedings of the Fourth International Workshop on Field Programmable Logic and Applications (Springer-Verlag, Prague, 1994), pp. 352–360.
  9. K. W. Goossen, J. A. Walker, L. A. D’Asaro, S. P. Hui, B. Tseng, “GaAs MQW modulator integrated with silicon CMOS,” IEEE Photon. Technol. Lett. 7, 360–362 (1995). [CrossRef]
  10. T. H. Szymanski, H. S. Hinton, “A reconfigurable intelligent optical backplane for parallel computing and communications,” Appl. Opt. 35, 1253–1268 (1996). [CrossRef] [PubMed]
  11. L-Edit Layout Editor Manual, Version 5, Tanner Research, Inc., 2650 East Foothill Boulevard, Pasadena, Calif. 91107 (1995).
  12. D. R. Rolston, B. Robertson, H. S. Hinton, D. V. Plant, “Analysis of a microchannel interconnect based on the clustering of smart-pixel-device windows,” Appl. Opt. 35, 1220–1233 (1996). [CrossRef] [PubMed]
  13. S. K. Griebel, M. Richardson, K. E. Devenport, H. S. Hinton, “Experimental performance of an ATM-based buffered hyperplane CMOS–SEED smart pixel array,” in Optoelectronic Interconnects and Packaging IV, R. T. Chen, P. S. Guilfoyle, eds., Proc. SPIE3005, 254–256 (1997). [CrossRef]

Cited By

Alert me when this paper is cited

OSA is able to provide readers links to articles that cite this paper by participating in CrossRef's Cited-By Linking service. CrossRef includes content from more than 3000 publishers and societies. In addition to listing OSA journal articles that cite this paper, citing articles from other participating publishers will also be listed.

« Previous Article  |  Next Article »

OSA is a member of CrossRef.

CrossCheck Deposited