OSA's Digital Library

Journal of Display Technology

Journal of Display Technology


  • Vol. 7, Iss. 1 — Jan. 1, 2011
  • pp: 10–18

Design of Bidirectional and Highly Stable Integrated Hydrogenated Amorphous Silicon Gate Driver Circuits

Chih-Lung Lin, Chun-Da Tu, Min-Chin Chuang, and Jian-Shen Yu

Journal of Display Technology, Vol. 7, Issue 1, pp. 10-18 (2011)

View Full Text Article

Acrobat PDF (1529 KB)

Browse Journals / Lookup Meetings

Browse by Journal and Year


Lookup Conference Papers

Close Browse Journals / Lookup Meetings

Article Tools

  • Export Citation/Save Click for help


Based on the use of a standard five-mask process, this work presents a new integrated hydrogenated amorphous silicon thin-film transistor (a-Si:H TFT) gate driver circuit for large size TFT-LCD applications, composed of a pull-up circuit with three TFTs, a pull-down circuit with ten TFTs, and two capacitors. The pull-up circuit, which separates the row line from the carry signal, prevents distortion of the output pulse. Moreover, the pull-down circuit with the AC-driving method can reduce the threshold voltage shift ( VTH shift) to stabilize the output voltage and suppress the fluctuation of the row line, subsequently increasing the operating lifetime. According to accelerated lifetime test results, this gate driver circuit operates stably over 240 hours at 100 °C. Additionally, the scan direction of the proposed circuit can be modified using two control signals and applied to the reversal display of an image.

© 2011 IEEE

Chih-Lung Lin, Chun-Da Tu, Min-Chin Chuang, and Jian-Shen Yu, "Design of Bidirectional and Highly Stable Integrated Hydrogenated Amorphous Silicon Gate Driver Circuits," J. Display Technol. 7, 10-18 (2011)

Sort:  Year  |  Journal  |  Reset


  1. G. Kawachi, M. Ishii, N. Konishi, "Transient behavior of the a-Si:H/Si3N4 MIS capacitor and its impact on image quality of AMLCDs addressed by a-Si:H thin-film transistors," J. Display Technol. 3, 52-56 (2007).
  2. J. W. Park, I. H. Song, M. C. Lee, M. K. Han, "Recessed gate-data line-crossover structures employing an air-gap to reduce signal delay for TFT-LCD panel," IEEE Trans. Electron Devices 48, 2716-2721 (2001).
  3. Y. S. Son, G. H. Cho, "Design considerations of channel buffer amplifiers for low-power area-efficient column drivers in active-matrix LCDs," IEEE Trans. Consumer Electron. 54, 648-656 (2008).
  4. J. S. Chen, M. D. Ker, "New gate-bias voltage-generating technique with threshold-voltage compensation for on-glass analog circuits in LTPS process," J. Display Technol. 3, 309-314 (2007).
  5. A. Nathan, G. R. Chaji, S. J. Ashtiani, "Driving schemes for a-Si and LTPS AMOLED display," J. Display Technol. 1, 267-277 (2005).
  6. C. L. Lin, T. T. Tsai, "A novel voltage driving method using 3-TFT pixel circuit for AMOLED," IEEE Electron Device Lett. 28, 489-491 (2007).
  7. S. Sambandan, A. Nathan, "Single-technology-based statistical calibration for high-performance active-matrix organic LED display," J. Display Technol. 3, 284-294 (2007).
  8. C. L. Lin, T. T. Tsai, Y. C. Chen, "A novel voltage-feedback pixel circuit for AMOLED displays," J. Display Technol. 4, 54-60 (2008).
  9. W. J. Nam, H. J. Lee, H. S. Shin, S. G. Park, M. K. Han, "Low-voltage driven p-type polycrystalline silicon thin-film transistor integrated gate driver circuits for low-cost chip-on-glass panel," Jpn. J. Appl. Phys. 45, 4389-4391 (2006).
  10. Y. H. Jang, "Instability of integrated shift register circuits using hydrogenated amorphous silicon thin film transistors," Jpn. J. Appl. Phys. 45, 6806-6811 (2006).
  11. C. H. Kim, S. J. Yoo, H. J. Kim, K. P. Hong, S. J. An, J. M. Jun, J. Y. Lee, "High-resolution integrated a-Si row driver circuit," SID'05 Dig. (2005) pp. 939-941.
  12. H. C. Chen, K. Y. Chiang, M. D. Chen, C. P. Kung, W. H. Hou, "a-Si robust gate driver for 7.0-in. WVGA LCD panel," SID'07 Dig. (2007) pp. 222-225.
  13. J. W. Choi, M. S. Kwon, J. H. Koo, J. H. Park, S. H. Kim, D. H. Oh, S. W. Lee, J. Jang, "Distinguished student paper: Noble a-Si:H gate driver with high stability," SID'08 Dig. (2008) pp. 1227-1229.
  14. J. H. Oh, J. H. Hur, Y. K. Son, K. M. Kim, S. H. Kim, E. H. Kim, J. W. Choi, S. M. Hong, J. O. Kim, B. S. Bae, J. Jang, "2.0 inch a-Si:H TFT-LCD with low noise integrated gate driver," SID'05 Dig. (2005) pp. 942-945.
  15. S. Y. Yoon, Y. H. Jang, B. Kim, M. D. Chun, H. N. Cho, N. W. Cho, C. Y. Sohn, S. H. Jo, C. D. Kim, I. J. Chung, "Highly stable integrated gate driver circuit using a-Si TFT with dual pull-down structure," SID'05 Dig. (2005) pp. 348-351.
  16. S. H. Lo, C. C. Wei, W. C. Lin, I. F. Wang, C. C. Shih, Y. E. Wu, "Integrated gate driver circuit with one conduction path for charge-discharge," SID'06 Dig. (2006) pp. 231-234.
  17. Y. H. Jang, S. Y. Yoon, B. Kim, M. Chun, H. N. Cho, S. C. Choi, N. W. Cho, S. H. Jo, K. S. Park, T. Moon, C. D. Kim, I. J. Chung, "A-Si TFT integrated gate driver with AC-driven single pull-down structure," SID'06 Dig. (2006) pp. 208-211.
  18. C. J. Shih, C. Y. Hsu, C. C. Kuo, C. P. Ku, C. K. Yu, C. H. Tsai, "5' WQVGA a-Si TFT LCD with high reliability integrated gate driver," IDW'07 (2007) pp. 1897-1900.
  19. T. Maekawa, Bidirectional Signal Transmission Network and Bidirectional Signal Transfer Shift Register U.S. Patent 5 894 296 (1999).
  20. B. S. Bae, J. W. Choi, J. H. Oh, J. Jang, "Level shifter embedded in drive circuits with amorphous silicon TFTs," IEEE Trans. Electron Devices 53, 494-498 (2006).
  21. J. H. Koo, J. W. Choi, Y. S. Kim, M. H. Kang, S. H. Kim, E. B. Kim, H. Uchiike, S. W. Lee, J. Jang, "Hydrogenated amorphous silicon gate driver made of thin-film transistors," J. Kor. Phys. Soc. 50, L933-L936 (2007).
  22. M. D. Chun, S. Y. Yoon, Y. H. Jang, K. S. Park, H. Y. Kim, B. Kim, H. N. Cho, S. C. Choi, T. W. Moon, N. W. Cho, S. H. Jo, C. Y. Sohn, C. D. Kim, I. J. Chung, "Bi-directional integrated a-Si gate driver circuit for LCD panel with RGBW quad subpixels," Proc. ASID'06 (2006) pp. 125-127.
  23. S. M. Jahinuzzaman, A. Sultana, K. Sakariya, P. Servati, A. Nathan, "Threshold voltage instability of amorphous silicon thin-film transistors under constant current stress," Appl. Phys. Lett. 87, 023502 (2005).
  24. T. Tsujimura, "Amorphous/Microcrystalline silicon thin film transistor characteristics for large size OLED television driving," Jan. J. Appl. Phys. 43, 5122-5128 (2004).
  25. K. S. Karim, A. Nathan, M. Hack, W. I. Milne, "Drain-bias dependence of threshold voltage stability of amorphous silicon TFTs," IEEE Electron Device Lett. 25, 188-190 (2004).
  26. Y. H. Tai, M. H. Tsai, S. C. Huang, "The linear combination model for the degradation of amorphous silicon thin film transistors under drain AC stress," Jpn. J. Appl. Phys. 47, 6228-6235 (2008).

Cited By

OSA is able to provide readers links to articles that cite this paper by participating in CrossRef's Cited-By Linking service. CrossRef includes content from more than 3000 publishers and societies. In addition to listing OSA journal articles that cite this paper, citing articles from other participating publishers will also be listed.

« Previous Article  |  Next Article »

OSA is a member of CrossRef.

CrossCheck Deposited