OSA's Digital Library

Journal of Lightwave Technology

Journal of Lightwave Technology

| A JOINT IEEE/OSA PUBLICATION

  • Vol. 27, Iss. 21 — Nov. 1, 2009
  • pp: 4634–4641

Multidimensional and Reconfigurable Optical Interconnects for High-Performance Computing (HPC) Systems

Avinash Karanth Kodi and Ahmed Louri

Journal of Lightwave Technology, Vol. 27, Issue 21, pp. 4634-4641 (2009)


View Full Text Article

Acrobat PDF (1352 KB)





Browse Journals / Lookup Meetings

Browse by Journal and Year


   


Lookup Conference Papers

Close Browse Journals / Lookup Meetings

Article Tools

Share
Citations
  • Export Citation/Save Click for help

Abstract

The increasing demand for higher communication bandwidth, reduced power consumption, and increased reliability combined with fundamental electrical signalling limitations is leading the drive for optics as an interconnect technology of choice for high-performance computing (HPC) systems. However, failure in any optical link can completely disrupt communication by isolating processing nodes in HPC systems. Moreover, while static allocation of wavelengths (channels) provides every node with equal opportunity for communication, it can also lead to network congestion for nonuniform traffic patterns. In this paper, we propose a multidimensional optoelectronic architecture, called ${nD}$-reconfigurable, all-photonic interconnect for distributed and parallel systems (${n}$dimensional-RAPID) where ${n}$ can be 1, 2, or 3. ${nD}$-RAPID exploits optical architecture and technology design space that simultaneously tackles both fault-tolerance and dynamic bandwidth reallocation (DBR) of system architecture. Fault-tolerance in ${nD}$-RAPID is enabled through a multidimensional architecture. DBR is implemented by the row–column switching matrix using silicon-on-insulator (SOI)-based microring resonators that adapts to changes in communication patterns at runtime. Simulation results indicate that ${nD}$-RAPID outperformed other electrical networks for most traffic patterns. Results on DBR show that the proposed row–column switch organization significantly improves throughput and latency with a slight increase in electrical power consumption ($\sim$0.4% for the worst case traffic).

© 2009 IEEE

Citation
Avinash Karanth Kodi and Ahmed Louri, "Multidimensional and Reconfigurable Optical Interconnects for High-Performance Computing (HPC) Systems," J. Lightwave Technol. 27, 4634-4641 (2009)
http://www.opticsinfobase.org/jlt/abstract.cfm?URI=jlt-27-21-4634

You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Log in to access OSA Member Subscription

You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Log in to access OSA Member Subscription

« Previous Article  |  Next Article »

OSA is a member of CrossRef.

CrossCheck Deposited