Optical transimpedance receivers implemented in CMOS VLSI technologies are modeled and optimized for free-space optoelectronic interconnections. Sensitivity, bandwidth, power dissipation, and circuit area are analyzed for receivers using three different submicron CMOS processes. A comparison with the circuit noise limited optical power indicates that, for digital computing applications, the receiver sensitivity is limited by the gain-bandwidth product of the receiver amplifiers and the necessary noise margin of logic circuits.
Daniel A. Van Blerkom, Chi Fan, Matthias Blume, and Sadik C. Esener, "Transimpedance Receiver Design Optimization for Smart Pixel Arrays," J. Lightwave Technol. 16, 119- (1998)
References are not available for this paper.
OSA is able to provide readers links to articles that cite this paper by participating in CrossRef's Cited-By Linking service. CrossRef includes content from more than 3000 publishers and societies. In addition to listing OSA journal articles that cite this paper, citing articles from other participating publishers will also be listed.