Abstract

Optical interconnect architectures with electronic buffers have been proposed as a promising candidate for future high speed interconnections. Out of these architectures, the OpCut switch achieves low latency and minimizes optical-electronic-optical (O/E/O) conversions by allowing packets to cut-through the switch whenever possible. In an OpCut switch, a packet is converted and sent to the recirculating electronic buffers only if it cannot be directly routed to the switch output. In this paper, we study packet scheduling in the OpCut switch, aiming to achieve overall low packet latency while maintaining packet order. We first decompose the scheduling problem into three modules and present a basic scheduler with satisfactory performance. To relax the time constraint on computing a schedule and improve system throughput, we further propose a mechanism to pipeline packet scheduling in the OpCut switch by distributing the scheduling task to multiple “sub-schedulers.” An adaptive pipelining scheme is also proposed to minimize the extra delay introduced by pipelining. Our simulation results show that the OpCut switch with the proposed scheduling algorithms achieve close performance to the ideal output-queued (OQ) switch in terms of packet latency, and that the pipelined mechanism is effective in reducing scheduler complexity and improving throughput.

© 2012 IEEE

Simulation and FPGA-Based Implementation of Iterative Parallel Schedulers for Optical Interconnection Networks

Isabella Cerutti, Jan Alain Corvera, Samuel Matthew Dumlao, Rosula Reyes, Piero Castoldi, and Nicola Andriolli
J. Opt. Commun. Netw. 9(4) C76-C87 (2017)

FPGA-based implementation of two-step schedulers for modular optical interconnection networks

Justine Cris Borromeo, Isabella Cerutti, Piero Castoldi, Rosula Reyes, and Nicola Andriolli
J. Opt. Commun. Netw. 13(5) 116-125 (2021)

Scaling Low-Latency Optical Packet Switches to a Thousand Ports

S. Di Lucente, N. Calabretta, J. A. C. Resing, and H. J. S. Dorren
J. Opt. Commun. Netw. 4(9) A17-A28 (2012)

Optical and Electronic Combined Buffer Architecture for Optical Packet Switches

Takahiro Hirayama, Takaya Miyazawa, Hideaki Furukawa, and Hiroaki Harai
J. Opt. Commun. Netw. 7(8) 776-784 (2015)

High-port low-latency optical switch architecture with optical feed-forward buffering for 256-node disaggregated data centers

Nikos Terzenidis, Miltiadis Moralis-Pegios, George Mourgias-Alexandris, Konstantinos Vyrsokinos, and Nikos Pleros
Opt. Express 26(7) 8756-8766 (2018)