OSA's Digital Library

Journal of Optical Communications and Networking

Journal of Optical Communications and Networking

  • Editors: K. Bergman and V. Chan
  • Vol. 1, Iss. 3 — Aug. 1, 2009
  • pp: 245–258

Analysis of Power Consumption in Future High-Capacity Network Nodes

Slaviša Aleksić  »View Author Affiliations


Journal of Optical Communications and Networking, Vol. 1, Issue 3, pp. 245-258 (2009)
http://dx.doi.org/10.1364/JOCN.1.000245


View Full Text Article

Acrobat PDF (1507 KB)





Browse Journals / Lookup Meetings

Browse by Journal and Year


   


Lookup Conference Papers

Close Browse Journals / Lookup Meetings

Article Tools

Share
Citations

Abstract

Power consumption and the footprint of future network elements are expected to become the main limiting factors for scaling the current architectures and approaches to capacities of hundreds of terabits or even petabits per second. Since the underlying demand for network capacity can be satisfied only by contemporaneously increasing transmission bit rate, processing speed, and switching capacity, it unavoidably will lead to increased power consumption of network nodes. On the one hand, using optical switching fabrics could relax the limitations to some extent, but large optical buffers occupy larger areas and dissipate more power than electronic ones. On the other hand, electronic technology has made fast progress during the past decade regarding reduced feature size and decreased power consumption. It is expected that this trend will continue in the future. This paper addresses power consumption issues in future high-capacity switching and routing elements and examines different architectures based on both pure packet-switched and pure circuit-switched designs by assuming either all-electronic or all-optical implementation, which can be seen as upper and lower bounds regarding power consumption. The total power consumption of a realistic and appropriate technology for future high-performance core network nodes would probably lie somewhere between those two extreme cases. Our results show that implementation in optics is generally more power efficient; especially circuit-switched architectures have a low power consumption. When taking into account possible future developments of Si CMOS technology, even very large electronic packet routers having capacities of more than hundreds of terabits per second seem to be feasible. Because circuit switching is more power efficient and easier to implement in optics than pure packet switching, the scalability limitation due to increased power consumption could be considerably relaxed when a kind of dynamic optical circuit switching is used within the core network together with an efficient flow aggregation at edge nodes.

© 2009 Optical Society of America

OCIS Codes
(060.0060) Fiber optics and optical communications : Fiber optics and optical communications
(060.1810) Fiber optics and optical communications : Buffers, couplers, routers, switches, and multiplexers

ToC Category:
Regular Papers

History
Original Manuscript: November 3, 2008
Revised Manuscript: March 24, 2009
Manuscript Accepted: June 12, 2009
Published: July 31, 2009

Citation
Slaviša Aleksić, "Analysis of Power Consumption in Future High-Capacity Network Nodes," J. Opt. Commun. Netw. 1, 245-258 (2009)
http://www.opticsinfobase.org/jocn/abstract.cfm?URI=jocn-1-3-245

You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Log in to access OSA Member Subscription

You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Log in to access OSA Member Subscription

« Previous Article  |  Next Article »

OSA is a member of CrossRef.

CrossCheck Deposited