OSA's Digital Library

Journal of Optical Communications and Networking

Journal of Optical Communications and Networking

  • Editors: K. Bergman and O. Gerstel
  • Vol. 4, Iss. 9 — Sep. 1, 2012
  • pp: A38–A47

SPRINT: Scalable Photonic Switching Fabric for High-Performance Computing (HPC)

Brian Neel, Randy Morris, Dominic Ditomaso, and Avinash Kodi  »View Author Affiliations


Journal of Optical Communications and Networking, Vol. 4, Issue 9, pp. A38-A47 (2012)
http://dx.doi.org/10.1364/JOCN.4.000A38


View Full Text Article

Enhanced HTML    Acrobat PDF (409 KB)





Browse Journals / Lookup Meetings

Browse by Journal and Year


   


Lookup Conference Papers

Close Browse Journals / Lookup Meetings

Article Tools

Share
Citations

Abstract

High-performance computing systems and datacenters will interconnect hundreds to thousands of heterogeneous general purpose or specialized cores in the future. As the number of network end-point sockets scales exponentially, the underlying communication fabric must deliver high bandwidth with low power and reduced switching complexity. While high-radix routers enable smaller diameter networks, the penalty is in increased switching complexity and router power. In this paper, we propose SPRINT (scalable photonic reconfigurable interconnect), which can scale to a large number of cores using photonic switching implemented with silicon micro-ring resonators (MRRs). MRRs are low power, high bandwidth photonic switching devices that can be arranged to function similarly to a high-radix router with reduced complexity and power. We will first show the design of a 64 core cluster using optical interconnects and electrical packet switching. To build scalable switching crossconnects, we investigate the design of 256-, 512- and 1024-socket versions of SPRINT connected to function as passive arrayed-waveguide gratings. Our proposed switching crossconnect with single and dual micro-rings minimizes the hop count to 4 for a 1024 core network while reducing the power dissipation, increasing the bandwidth and reducing the switching complexity.

© 2012 OSA

OCIS Codes
(200.4650) Optics in computing : Optical interconnects
(200.4960) Optics in computing : Parallel processing

ToC Category:
Enabling Optical Devices for Scalable Networks

History
Original Manuscript: March 1, 2012
Revised Manuscript: June 22, 2012
Manuscript Accepted: July 5, 2012
Published: July 30, 2012

Citation
Brian Neel, Randy Morris, Dominic Ditomaso, and Avinash Kodi, "SPRINT: Scalable Photonic Switching Fabric for High-Performance Computing (HPC)," J. Opt. Commun. Netw. 4, A38-A47 (2012)
http://www.opticsinfobase.org/jocn/abstract.cfm?URI=jocn-4-9-A38


Sort:  Author  |  Year  |  Journal  |  Reset  

References

  1. D. A. B. Miller, “Device requirements for optical interconnects to silicon chips,” Proc. IEEE, vol. 97, no. 7, pp. 1166–1185, July2009. [CrossRef]
  2. A. F. Benner, M. Ignatowski, J. A. Kash, D. M. Kuchta, and M. B. Ritter, “Exploitation of optical interconnects in future server architectures,” IBM J. Res. Dev., vol. 49, no. 4/5, pp. 755–775, Sept.2005. [CrossRef]
  3. R. G. Beausoleil, P. J. Kuekes, G. S. Snider, S.-Y. Wang, and R. S. Williams, “Nanoelectronic and nanophotonic interconnect,” Proc. IEEE, vol. 96, no. 2, pp. 230–247, Feb.2008. [CrossRef]
  4. J. Kim, W. J. Dally, and D. Abts, “Flattened butterfly: Cost-efficient topology for high-radix networks,” in Proc. of the 34th Annu. Int. Symp. on Computer Architecture (ISCA), June 2007, pp. 126–137.
  5. J. Kim, W. Dally, S. Scott, and D. Abts, “Technology-driven, highly-scalable dragonfly topology,” in Proc. of the 35th Annu. Int. Symp. on Computer Architecture (ISCA), June 2008, pp. 77–88.
  6. S. Scott, D. Abts, J. Kim, and W. J. Dally, “The BlackWidow high-radix Clos network,” in 33rd Annu. Int. Symp. on Computer Architecture (ISCA), 2006, pp. 16–28.
  7. N. Kirman, M. Kirman, R. Dokania, J. Martinez, A. Apsel, M. Watkins, and D. Albonesi, “Leveraging optical technology in future bus-based chip multiprocessors,” in Proc. of the 39th Int. Symp. on Microarchitecture, Dec. 2006.
  8. C. Batten, A. Joshi, J. Orcutt, A. Khilo, B. Moss, C. Holzwarth, M. Popovic, H. Li, H. Smith, J. Hoyt, F. Kartner, R. Ram, V. Stojanovi, and K. Asanovic, “Building manycore processor-to-dram networks with monolithic silicon photonics,” in Proc. of the 16th Annu. Symp. on High-Performance Interconnects, Aug. 27–28, 2008.
  9. D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. Jouppi, M. Fiorentino, A. Davis, N. Binker, R. Beausoleil, and J. H. Ahn, “Corona: System implications of emerging nanophotonic technology,” in Proc. of the 35th Annu. Int. Symp. on Computer Architecture (ISCA), June 2008, pp. 153–164.
  10. A. Shacham, K. Bergman, and L. P. Carloni, “Photonic networks-on-chip for future generations of chip multiprocessors,” IEEE Trans. Comput., vol. 57, pp. 1246–1260, Sept.2008. [CrossRef]
  11. I. O’Connor, “Optical solutions for system-level interconnect,” in Proc. of the 2004 Int. Workshop on System Level Interconnect Prediction, ACM, 2004, pp. 79–88.
  12. C. Gunn, “CMOS photonics for high speed interconnects,” IEEE Photon. Technol. Lett., vol. 26, pp. 58–66, 2006.
  13. Y. Lin, N. Rahmanian, S. Kim, G. P. Nordin, C. Topping, D. Smith, and J. Ballato, “Ultracompact AWG using air-trench bends with perfluorocyclobutyl polymer waveguides,” J. Lightwave Technol., no. 17, pp. 3062–3070, Sept.2008. [CrossRef]
  14. G. Wang, D. G. Andersen, M. Kaminsky, K. Papagiannaki, T. E. Ng, M. Kozuch, and M. Ryan, “c-Through: Part-time optics in data centers,” Comput. Commun. Rev., vol. 41, pp. 327–338, Aug.2010.
  15. N. Farrington, G. Porter, S. Radhakrishnan, H. H. Bazzaz, V. Subramanya, Y. Fainman, G. Papen, and A. Vahdat, “Helios: A hybrid electrical/optical switch architecture for modular data centers,” Comput. Commun. Rev., vol. 41, pp. 339–350, Aug.2010.
  16. X. Ye, Y. Yin, S. J. B. Yoo, P. Mejia, R. Proietti, and V. Akella, “DOS: A scalable optical switch for datacenters,” in Proc. of the 6th ACM/IEEE Symp. on Architectures for Networking and Communications Systems (ANCS), 2010.
  17. A. Singla, A. Singh, K. Ramachandran, L. Xu, and Y. Zhang, “Proteus: a topology malleable data center network,” in Proc. of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks (Hotnets), 2010.
  18. Y. Pan, P. Kumar, J. Kim, G. Memik, Y. Zhang, and A. Choudhary, “Firefly: Illuminating future network-on-chip with nanophotonics,” in Proc. of the 36th Annu. Int. Symp. on Computer Architecture (ISCA), 2009.
  19. P. Koka, M. O. McCracken, H. Schwetman, X. Zheng, R. Ho, and A. V. Krishnamoorthy, “Silicon-photonic network architectures for scalable, power-efficient multi-chip systems,” in Proc. of the 37th Annu. Int. Symp. on Computer Architecture (ISCA), 2010.
  20. J. Balfour and W. J. Dally, “Design tradeoffs for tiled CMP on-chip networks,” in Proc. of the 20th ACM Int. Conf. on Supercomputing (ICS), Cairns, Australia, June 28–30, 2006, pp. 187–198.
  21. R. W. Morris and A. K. Kodi, “Power-efficient and high-performance multi-level hybrid nanophotonic interconnect for multicores,” in Proc. of the 4th ACM/IEEE Int. Symp. on Networks-on-Chip (NOCS), 2010, pp. 207–214.
  22. L. Zhou, S. Djordjevic, R. Proietti, D. Ding, S. Yoo, R. Amirtharajah, and V. Akella, “Design and evaluation of an arbitration-free passive optical crossbar for on-chip interconnection networks,” Appl. Phys. A, vol. 95, no. 10, pp. 1111–1118, Oct.2008. [CrossRef]
  23. H. S. Wang, X. Zhu, L. S. Peh, and S. Malik, “Orion: A power-performance simulator for interconnection networks,” in Proc. of the 35th Annu. ACM/IEEE Int. Symp. on Microarchitecture, Istanbul, Turkey, Nov. 18–22, 2002, pp. 294–305.
  24. A. Shacham and K. Bergman, “Building ultralow-latency interconnection networks using photonic integration,” IEEE Micro, vol. 27, no. 4, pp. 6–20, July2007. [CrossRef]
  25. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Fransisco, USA, 2004.
  26. A. Kodi and A. Louri, “A system simulation methodology of optical interconnects for high-performance computing systems,” J. Opt. Netw., vol. 6, no. 12, pp. 1282–1300, Dec.2007. [CrossRef]

Cited By

Alert me when this paper is cited

OSA is able to provide readers links to articles that cite this paper by participating in CrossRef's Cited-By Linking service. CrossRef includes content from more than 3000 publishers and societies. In addition to listing OSA journal articles that cite this paper, citing articles from other participating publishers will also be listed.

« Previous Article  |  Next Article »

OSA is a member of CrossRef.

CrossCheck Deposited