OSA's Digital Library

Optics Express

Optics Express

  • Editor: C. Martijn de Sterke
  • Vol. 18, Iss. 3 — Feb. 1, 2010
  • pp: 1820–1832

Polarization-multiplexed rate-adaptive non-binary-quasi-cyclic-LDPC-coded multilevel modulation with coherent detection for optical transport networks

Murat Arabaci, Ivan B. Djordjevic, Ross Saunders, and Roberto M. Marcoccia  »View Author Affiliations


Optics Express, Vol. 18, Issue 3, pp. 1820-1832 (2010)
http://dx.doi.org/10.1364/OE.18.001820


View Full Text Article

Enhanced HTML    Acrobat PDF (451 KB)





Browse Journals / Lookup Meetings

Browse by Journal and Year


   


Lookup Conference Papers

Close Browse Journals / Lookup Meetings

Article Tools

Share
Citations

Abstract

In order to achieve high-speed transmission over optical transport networks (OTNs) and maximize its throughput, we propose using a rate-adaptive polarization-multiplexed coded multilevel modulation with coherent detection based on component non-binary quasi-cyclic (QC) LDPC codes. Compared to prior-art bit-interleaved LDPC-coded modulation (BI-LDPC-CM) scheme, the proposed non-binary LDPC-coded modulation (NB-LDPC-CM) scheme not only reduces latency due to symbol- instead of bit-level processing but also provides either impressive reduction in computational complexity or striking improvements in coding gain depending on the constellation size. As the paper presents, compared to its prior-art binary counterpart, the proposed NB-LDPC-CM scheme addresses the needs of future OTNs, which are achieving the target BER performance and providing maximum possible throughput both over the entire lifetime of the OTN, better.

© 2010 OSA

OCIS Codes
(060.4510) Fiber optics and optical communications : Optical communications

ToC Category:
Fiber Optics and Optical Communications

History
Original Manuscript: September 28, 2009
Revised Manuscript: November 23, 2009
Manuscript Accepted: January 6, 2010
Published: January 15, 2010

Citation
Murat Arabaci, Ivan B. Djordjevic, Ross Saunders, and Roberto M. Marcoccia, "Polarization-multiplexed rate-adaptive non-binary-quasi-cyclic-LDPC-coded multilevel modulation with coherent detection for optical transport networks," Opt. Express 18, 1820-1832 (2010)
http://www.opticsinfobase.org/oe/abstract.cfm?URI=oe-18-3-1820


Sort:  Author  |  Year  |  Journal  |  Reset  

References

  1. A. J. de Lind Van Wijngaarden, R. C. Giles, S. K. Korotky, and X. Liu, “Rate-adaptive forward error correction for optical transport systems,” Lucent Technologies, Inc., US Patent Application Publication US 2009/0044079 A1, (2009).
  2. O. Grestel, L. Paraschis, and P. Lothberg, “Variable forward error correction for optical communication links,” Cisco Technology, Inc., US Patent Application Publication US 2008/0256421 A1, (2008).
  3. J. Hou, P. H. Siegel, and L. B. Milstein, “Design of multi-input multi-output systems based on low-density parity-check codes,” IEEE Trans. Commun. 53(4), 601–611 (2005). [CrossRef]
  4. E. Yeo, B. Nikolic, and V. Anantharam, “Iterative decoder architectures,” IEEE Commun. Mag. 41(8), 132–140 (2003). [CrossRef]
  5. H. Zhong and T. Zhang, “Block-LDPC: a practical LDPC coding system design approach,” IEEE Trans. Circuits Syst. I 52(4), 766–775 (2005). [CrossRef]
  6. A. J. Blanksby and C. J. Howland, “A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity check code decoder,” IEEE J. Solid-State Circuits 37–3, 404–412 (2002).
  7. Z. Wang and Z. Cui, “Low-complexity high-speed decoder design for quasi-cyclic LDPC codes,” IEEE Trans. on Very Large Scale Integ. (VLSI) Syst. 15–1, 104 −114 (2007).
  8. L. Yang, H. Lui, and C.-J. R. Shi, “Code construction and FPGA implementation of a low-error-floor multi-rate low-density parity-check code decoder,” IEEE Trans. Circ. Syst. 53–4, 892–904 (2006).
  9. C. P. Fewer, M. F. Flanagan and A. D. Fagan “A versatile variable rate LDPC codec architecture,” IEEE Trans. Circuits Syst. I 54–10, 2240–2251 (2007).
  10. I. B. Djordjevic, M. Cvijetic, L. Xu, and T. Wang, “Using LDPC-coded modulation and coherent detection for ultra high-speed optical transmission,” J. Lightwave Technol. 25(11), 3619–3625 (2007). [CrossRef]
  11. R. D. Stieger, “Optical communication system with variable error correction coding,” Blakely, Sokolof, Taylor & Zafman LLP, US Patent Application Publication US 2003/0005385 A1, (2003).
  12. A. Voicila, D. Declercq, F. Verdier, M. Fossorier, and P. Urard, “Low-complexity, low-memory EMS algorithm for non-binary LDPC codes,” in Proc. Int. Conf. on Commun., (Institute of Electrical and Electronics Engineers, Glasgow, Scotland, 2007), pp. 671–676.
  13. R.-H. Peng, and R.-R. Chen, “Design of nonbinary LDPC codes over GF(q) for multiple-antenna transmission,” in Proc. Military Commun. Conf., (Institute of Electrical and Electronics Engineers, Washington, DC, 2006), pp. 1–7.
  14. R.-H. Peng and R.-R. Chen, “Application of nonbinary LDPC cycle codes to MIMO channels,” IEEE Trans. Wireless Commun. 7–6, 2020–2026 (2008).
  15. J. Huang, S. Zhou, and P. Willett, “Nonbinary LDPC coding for multicarrier underwater acoustic communication,” IEEE J. Sel. Areas Comm. 26(9), 1684–1696 (2008). [CrossRef]
  16. M. Arabaci, I. B. Djordjevic, R. Saunders, and R. M. Marcoccia, “Rate-Adaptive Non-binary-LDPC-Coded Polarization-Multiplexed Multilevel Modulation with Coherent Detection for Optically-Routed Networks,” in Proc. Int. Conf. on Transparent Optical Networks (ICTON), (Institute of Electrical and Electronics Engineers, Azores, Portugal, 2009), Paper no. Tu.B2.2.
  17. I. B. Djordjevic and B. Vasic, “Multilevel coding in M-ary DPSK/differential QAM high-speed optical transmission with direct detection,” J. Lightwave Technol. 24(1), 420–428 (2006). [CrossRef]
  18. I. B. Djordjevic, M. Cvijetic, L. Xu, and T. Wang, “Proposal for beyond 100 Gb/s optical transmission based on bit-interleaved LDPC-coded modulation,” IEEE Photon. Technol. Lett. 19–12, 874–876 (2007).
  19. R. G. Gallager, “Low density parity check codes,” IRE Trans. Inf. Theory 8(1), 21–28 (1962). [CrossRef]
  20. S. Lin, and D. J. Costello, Jr., Error Control Coding: Fundamentals and Applications (Prentice Hall, 2004).
  21. C. L. Chen, W. W. Peterson, and E. J. Weldon., “Some results on quasi-cyclic codes,” Inf. Control 15(5), 407–423 (1969). [CrossRef]
  22. Z.-W. Li, L. Chen, L.-Q. Zeng, S. Lin, and W. Fong, “Efficient encoding of quasi-cyclic low-density parity-check codes,” IEEE Trans. Commun. 54(1), 71–81 (2006). [CrossRef]
  23. L. Lan, L. Zeng, Y. Y. Tai, L. Chen, S. Lin, and K. Abdel-Ghaffar, “Construction of quasi-cyclic LDPC codes for AWGN and binary erasure channels: A finite field approach,” IEEE Trans. Inf. Theory 53(7), 2429–2458 (2007). [CrossRef]
  24. M. C. Davey, Error-Correction using Low-Density Parity-Check Codes, Ph.D. dissertation, (University of Cambridge, 1999).
  25. D. Declercq and M. Fossorier, “Decoding algorithms for nonbinary LDPC codes over GF(q),” IEEE Trans. Commun. 55–4, 633–643 (2007).
  26. C. Spagnol, W. Marnane, and E. Popovici, “FPGA Implementations of LDPC over GF(2m) Decoders,” in IEEE Workshop on Signal Proc. Sys. (Institute of Electrical and Electronics Engineers, Shanghai, China, 2007), pp. 273–278.
  27. M. P. C. Fossorier, “Quasi-cyclic low-density parity-check codes from circulant permutation matrices,” IEEE Trans. Inform. Theory 50–8, 1788–1793 (2004).
  28. M. Arabaci, I. B. Djordjevic, R. Saunders, and R. M. Marcoccia, “High-rate non-binary regular quasi-cyclic LDPC codes for optical communications,” J. Lightwave Technol. 27–23, 5261–5267 (2009).
  29. J. Chen, A. Dholakia, E. Eleftheriou, M. Fossorier, and X.-Y. Hu, “Reduced-complexity decoding of LDPC codes,” IEEE Trans. Commun. 53(8), 1288–1299 (2005). [CrossRef]
  30. T. Mizuochi, and Y. Miyata, “LDPC-based advanced FEC for 100 Gbps transmission,” in Digest of the IEEE/LEOS Summer Topical Meetings, (Institute of Electrical and Electronics Engineers, Acapulco, Mexico, 2008), pp. 33–34.
  31. M. M. Mansour and N. R. Shanbhag, “High-throughput LDPC decoders,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11–6, 976–996 (2003).
  32. M. Rovini, N. E. L’Insalata, F. Rossi, and L. Fanucci, “VLSI design of a high-throughput multi-rate decoder for structured LDPC codes,” in Proc. 8th Euromicro Conf. on Digital System Design, (Institute of Electrical and Electronics Engineers, Porto, Portugal, 2005), pp. 202–209.
  33. M. M. Mansour, N. R. Shanbhag, M. M. Mansour, and N. R. Shanbhag, “A 640-Mb/s 2048-bit programmable LDPC decoder chip,” IEEE J. Solid-state Circuits 41(3), 684–698 (2006). [CrossRef]

Cited By

Alert me when this paper is cited

OSA is able to provide readers links to articles that cite this paper by participating in CrossRef's Cited-By Linking service. CrossRef includes content from more than 3000 publishers and societies. In addition to listing OSA journal articles that cite this paper, citing articles from other participating publishers will also be listed.

Figures

Fig. 1 Fig. 2 Fig. 3
 
Fig. 4 Fig. 5
 

« Previous Article  |  Next Article »

OSA is a member of CrossRef.

CrossCheck Deposited