OSA's Digital Library

Optics Express

Optics Express

  • Editor: Andrew M. Weiner
  • Vol. 22, Iss. 10 — May. 19, 2014
  • pp: 12614–12627

Universal method for constructing N-port non-blocking optical router based on 2 × 2 optical switch for photonic networks-on-chip

Qiaoshan Chen, Fanfan Zhang, Ruiqiang Ji, Lei Zhang, and Lin Yang  »View Author Affiliations


Optics Express, Vol. 22, Issue 10, pp. 12614-12627 (2014)
http://dx.doi.org/10.1364/OE.22.012614


View Full Text Article

Enhanced HTML    Acrobat PDF (1507 KB)





Browse Journals / Lookup Meetings

Browse by Journal and Year


   


Lookup Conference Papers

Close Browse Journals / Lookup Meetings

Article Tools

Share
Citations

Abstract

We propose a universal method for constructing N-port non-blocking optical router for photonic networks-on-chip, in which all microring (MR) optical switches or Mach-Zehnder (M-Z) optical switches behave as 2 × 2 optical switches. The optical router constructed by the proposed method has minimum optical switches, in which the number of the optical switches is reduced about 50% compared to the reported optical routers based on MR optical switches and more than 30% compared to the reported optical routers based on M-Z optical switches, and therefore is more compact in footprint and more power-efficient. We also present a strict mathematical proof of the non-blocking routing of the proposed N-port optical router.

© 2014 Optical Society of America

OCIS Codes
(130.0130) Integrated optics : Integrated optics
(250.5300) Optoelectronics : Photonic integrated circuits
(130.4815) Integrated optics : Optical switching devices

ToC Category:
Integrated Optics

History
Original Manuscript: March 11, 2014
Revised Manuscript: May 9, 2014
Manuscript Accepted: May 9, 2014
Published: May 16, 2014

Citation
Qiaoshan Chen, Fanfan Zhang, Ruiqiang Ji, Lei Zhang, and Lin Yang, "Universal method for constructing N-port non-blocking optical router based on 2 × 2 optical switch for photonic networks-on-chip," Opt. Express 22, 12614-12627 (2014)
http://www.opticsinfobase.org/oe/abstract.cfm?URI=oe-22-10-12614


Sort:  Author  |  Year  |  Journal  |  Reset  

References

  1. R. Beausoleil, J. Ahn, N. Binkert, A. Davis, D. Fattal, M. Fiorentino, N. P. Jouppi, M. McLaren, C. M. Santori, R. S. Schreiber, S. M. Spillane, D. Vantrease, and Q. Xu, “A nanophotonic interconnect for high-performance many-core computation,” in Proceedings of Integrated Photonics and Nanophotonics Research and Applications (Optical Society of America, 2008), paper ITuD2.
  2. M. Briere, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, and I. O. Connor, “System level assessment of an photonics NoC in an MPSoC platform,” in Proceedings of Design, Automation & Test in Europe Conference & Exhibition (2007), pp. 1–6.
  3. D. A. B. Miller, “Device requirements for optical interconnects to silicon chips,” in Proceedings of the IEEE,97(7), pp. 1166–1185. [CrossRef]
  4. A. Joshi, C. Batten, Y.-J. Kwon, S. Beamer, I. Shamim, K. Asanovic, and V. Stojanovic, “Silicon-photonic clos networks for global on-chip communication,” in Proceedings of the 3rd ACM/IEEE International Symposium on Networks-on-Chip (IEEE Computer Society, Washington, DC, 2009), pp. 124–133. [CrossRef]
  5. M. K. Hung, Y. Yaoyao, W. Xiaowen, Z. Wei, L. Weichen, and X. Jiang, “A hierarchical hybrid optical-electronic network-on-chip,” in Proceedings of the IEEE Annual Symposium on VLSI, (IEEE Computer Society,Lixouri Kefalonia,2010), pp. 327–332.
  6. M. Haurylau, G. Chen, H. Chen, J. Zhang, N. A. Nelson, D. H. Albonesi, E. G. Friedman, P. M. Fauchet, “On-chip optical interconnect roadmap: challenges and critical directions,” IEEE J. Sel. Top. Quantum Electron. 12(6), 1699–1705 (2006). [CrossRef]
  7. T. Barwicz, H. Byun, F. Gan, C. W. Holzwarth, M. A. Popovic, P. T. Rakich, M. R. Watts, E. P. Ippen, F. X. Kartner, H. I. Smith, J. S. Orcutt, R. J. Ram, V. Stojanovic, O. O. Olubuyide, J. L. Hoyt, S. Spector, M. Geis, M. Grein, T. Lyszczarz, J. U. Yoon, “Silicon photonics for compact, energy-efficient interconnects [Invited],” J.Opt. Netw. 6(1), 63–73 (2007). [CrossRef]
  8. C. Batten, A. Joshi, J. Orcutt, A. Khilo, B. Moss, C. W. Holzwarth, M. A. Popovic, H. Q. Li, H. I. Smith, J. L. Hoyt, F. X. Kartner, R. J. Ram, V. Stojanovic, K. Asanovic, “Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics,” IEEE Micro 29(4), 8–21 (2009). [CrossRef]
  9. A. W. Fang, H. Park, O. Cohen, R. Jones, M. J. Paniccia, J. E. Bowers, “Electrically pumped hybrid AlGaInAs-silicon evanescent laser,” Opt. Express 14(20), 9203–9210 (2006). [CrossRef] [PubMed]
  10. R. E. Camacho-Aguilera, Y. Cai, N. Patel, J. T. Bessette, M. Romagnoli, L. C. Kimerling, J. Michel, “An electrically pumped germanium laser,” Opt. Express 20(10), 11316–11320 (2012). [CrossRef] [PubMed]
  11. A. Liu, R. Jones, L. Liao, D. Samara-Rubio, D. Rubin, O. Cohen, R. Nicolaescu, M. Paniccia, “A high-speed silicon optical modulator based on a metal-oxide-semiconductor capacitor,” Nature 427(6975), 615–618 (2004). [CrossRef] [PubMed]
  12. G. Li, X. Zheng, J. Yao, H. Thacker, I. Shubin, Y. Luo, K. Raj, J. E. Cunningham, A. V. Krishnamoorthy, “25Gb/s 1V-driving CMOS ring modulator with integrated thermal tuning,” Opt. Express 19(21), 20435–20443 (2011). [CrossRef] [PubMed]
  13. J. F. Ding, H. T. Chen, L. Yang, L. Zhang, R. Q. Ji, Y. H. Tian, W. W. Zhu, Y. Y. Lu, P. Zhou, R. Min, M. B. Yu, “Ultra-low-power carrier-depletion Mach-Zehnder silicon optical modulator,” Opt. Express 20(7), 7081–7087 (2012). [CrossRef] [PubMed]
  14. M. M. Geng, L. X. Jia, L. Zhang, L. Yang, P. Chen, T. Wang, Y. L. Liu, “Four-channel reconfigurable optical add-drop multiplexer based on photonic wire waveguide,” Opt. Express 17(7), 5502–5516 (2009). [CrossRef] [PubMed]
  15. P. Dong, W. Qian, H. Liang, R. Shafiiha, N.-N. Feng, D. Feng, X. Zheng, A. V. Krishnamoorthy, M. Asghari, “Low power and compact reconfigurable multiplexing devices based on silicon microring resonators,” Opt. Express 18(10), 9852–9858 (2010). [CrossRef] [PubMed]
  16. J. Brouckaert, W. Bogaerts, S. Selvaraja, P. Dumon, R. Baets, D. Van Thourhout, “Planar concave grating demultiplexer with high reflective Bragg reflector facets,” IEEE Photon. Technol. Lett. 20(4), 309–311 (2008). [CrossRef]
  17. J. Michel, J. Liu, L. C. Kimerling, “High-performance Ge-on-Si photodetectors,” Nat. Photonics 4(8), 527–534 (2010). [CrossRef]
  18. S. Assefa, F. N. Xia, Y. A. Vlasov, “Reinventing germanium avalanche photodetector for nanophotonic on-chip optical interconnects,” Nature 464(7285), 80–84 (2010). [CrossRef] [PubMed]
  19. H. X. Gu, K. H. Mo, J. Xu, and W. Zhang, “A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip,” 2009 IEEE Computer Society Annual Symposium on VlSI, 19–24 (2009). [CrossRef]
  20. A. Shacham, K. Bergman, L. P. Carloni, “Photonic networks-on-chip for future generations of chip multiprocessors,” IEEE Trans. Comput. 57(9), 1246–1260 (2008). [CrossRef]
  21. C. Batten, A. Joshi, J. Orcutt, A. Khilo, B. Moss, C. Holzwarth, M. Popovic, H. Li, H. Smith, J. Hoyt, F. Kartner, R. Ram, V. Stojanovic, and K. Asanovic, “Building manycore processor-to-DRAM networks with monolithic silicon photonics,” High-Performance Interconnects, Symposium on, pp. 21–30, 16th IEEE Symposium on High Performance Interconnects, 2008. [CrossRef]
  22. H. X. Gu, J. Xu, and W. Zhang, “A low-power fat tree-based optical network-on-chip for multiprocessor systemon-chip,” in Proceedings of Design, Automation & Test in Europe Conference & Exhibition (2009), pp. 3–8.
  23. A. Joshi, C. Batten, Y. J. Kwon, S. Beamer, I. Shamim, K. Asanovic, and V. Stojanovic, “Silicon-photonic clos networks for global on-chip communication,” 2009 3rd Acm/Ieee International Symposium on Networks-on-Chip, 124–133 (2009). [CrossRef]
  24. M. Yang, W. M. J. Green, S. Assefa, J. Van Campenhout, B. G. Lee, C. V. Jahnes, F. E. Doany, C. L. Schow, J. A. Kash, Y. A. Vlasov, “Non-blocking 4x4 electro-optic silicon switch for on-chip photonic networks,” Opt. Express 19(1), 47–54 (2011). [CrossRef] [PubMed]
  25. N. Sherwood-Droz, H. Wang, L. Chen, B. G. Lee, A. Biberman, K. Bergman, M. Lipson, “Optical 4x4 hitless slicon router for optical networks-on-chip (NoC),” Opt. Express 16(20), 15915–15922 (2008). [CrossRef] [PubMed]
  26. R. Ji, L. Yang, L. Zhang, Y. Tian, J. Ding, H. Chen, Y. Lu, P. Zhou, W. Zhu, “Microring-resonator-based four-port optical router for photonic networks-on-chip,” Opt. Express 19(20), 18945–18955 (2011). [CrossRef] [PubMed]
  27. Y. Ye, X. Wu, J. Xu, W. Zhang, M. Nikdast, and X. Wang, “Holistic Comparison of Optical Routers for Chip Multiprocessors,” in Anti-Counterfeiting, Security and Identification (ASID) International Conference, 1–5 (2012). [CrossRef]
  28. R. Ji, L. Yang, L. Zhang, Y. Tian, J. Ding, H. Chen, Y. Lu, P. Zhou, W. Zhu, “Five-port optical router for photonic networks-on-chip,” Opt. Express 19(21), 20258–20268 (2011). [CrossRef] [PubMed]
  29. H. X. Gu, K. H. Mo, J. Xu, and W. Zhang, “A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip,” Proc. IEEE Comput. Soc. Annu. Symp. 19–24(2009). [CrossRef]
  30. A. W. Poon, X. Luo, F. Xu, H. Chen, “Cascaded microresonator-based matrix switch for silicon on-chip optical interconnection,” Proc. IEEE 97(7), 1216–1238 (2009). [CrossRef]
  31. R. Min, R. Ji, Q. Chen, L. Zhang, L. Yang, “A universal method for constructing N-port nonblocking optical router for photonic networks-on- chip,” J. Lightwave Technol. 30(23), 3736–3741 (2012). [CrossRef]
  32. R. Ji, J. Xu, L. Yang, “Five-Port Optical Router Based on Microring and Switches for Photonic Networks-on-Chip,” IEEE Photon. Technol. Lett. 25(5), 492–495 (2013). [CrossRef]
  33. T. Hu, H. Qiu, P. Yu, C. Qiu, W. Wang, X. Jiang, M. Yang, J. Yang, “Wavelength-selective 4 × 4 nonblocking silicon optical router for networks-on-chip,” Opt. Lett. 36(23), 4710–4712 (2011). [CrossRef] [PubMed]
  34. X. Tan, M. Yang, L. Zhang, Y. Jiang, J. Yang, “A Generic Optical Router Design for Photonic Network-on-Chips,” J. Lightwave Technol. 30(3), 368–376 (2012). [CrossRef]
  35. L. Zhou, S. S. Djordjevic, R. Proietti, D. Ding, S. J. B. Yoo, R. Amirtharajah, V. Akella, “Design and evaluation of an arbitration-free passive optical crossbar for on-chip interconnection networks,” Appl. Phys., A Mater. Sci. Process. 95(4), 1111–1118 (2009). [CrossRef]
  36. A. Kaźmierczak, W. Bogaerts, E. Drouard, F. Dortu, P. Rojo-Romeo, F. Gaffiot, D. Van Thourhout, D. Giannone, “Highly integrated optical 4×4 crossbar in silicon-on-insulator technology,” J. Lightwave Technol. 27(16), 3317–3323 (2009). [CrossRef]
  37. T. Hu, H. Shao, L. Yang, C. Xu, M. Yang, H. Yu, X. Jiang, J. Yang, “Four-port silicon multi-wavelength optical router for photonic networks-on-chip,” IEEE Photon. Technol. Lett. 25(23), 2281–2284 (2013). [CrossRef]
  38. W. M. J. Green, M. J. Rooks, L. Sekaric, Y. A. Vlasov, “Ultra-compact, low RF power, 10 Gb/s silicon Mach-Zehnder modulator,” Opt. Express 15(25), 17106–17113 (2007). [CrossRef] [PubMed]
  39. Q. Xu, B. Schmidt, S. Pradhan, M. Lipson, “Micrometre-scale silicon electro-optic modulator,” Nature 435(7040), 325–327 (2005). [CrossRef] [PubMed]
  40. J. Van Campenhout, W. M. J. Green, S. Assefa, Y. A. Vlasov, “Low-power, 2 x 2 silicon electro-optic switch with 110-nm bandwidth for broadband reconfigurable optical networks,” Opt. Express 17(26), 24020–24029 (2009). [CrossRef] [PubMed]
  41. A. W. Poon, F. Xu, X. Luo, “Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip,” Proc. SPIE 6898, 689812 (2008). [CrossRef]

Cited By

Alert me when this paper is cited

OSA is able to provide readers links to articles that cite this paper by participating in CrossRef's Cited-By Linking service. CrossRef includes content from more than 3000 publishers and societies. In addition to listing OSA journal articles that cite this paper, citing articles from other participating publishers will also be listed.


« Previous Article  |  Next Article »

OSA is a member of CrossRef.

CrossCheck Deposited