Cascadable and reconfigurable photonic logic gates based on linear lightwave interference and non-linear phase erasure

doi:10.1364/OE.18.013600

« Show journal navigation

Cascadable and reconfigurable photonic logic gates based on linear lightwave interference and non-linear phase erasure

Bar Larom, Moshe Nazarathy, Arkady Rudnitsky, Amir Nevet, and Zeev Zalevsky »View Author Affiliations

Optics Express, Vol. 18, Issue 13, pp. 13600-13607 (2010)
http://dx.doi.org/10.1364/OE.18.013600

View Full Text Article

Acrobat PDF (862 KB)

Journal Search
Article Lookup

Article Tools

Citations

Alert me when this article is cited
Export Citation/Save

Article Navigation

▸ Article Outline
– Abstract
1. Introduction
2. Theory of reconfigurable linear-nonlinear gate operation
3. Experimental demonstration of the gates
4. Large-scale O/E/O photonic integration of reconfigurable logic circuits
5. Conclusions
– References and links

Article Tools
Full Text
Article Info
References
Cited By
Figures
Metrics
Download PDF

Viewing Equations in the
HTML Article

Optimal Viewing Recommendations

Full Text
Article Info
References (16)
Cited By
Figures (5)
Metrics

Abstract

Feasibility of cascading and reconfiguring a pair of linear-nonlinear all-optical logic gate structures is experimentally demonstrated using RF photonics. Progress in highly integrated O/E/O repeaters over Si/InP hybrid platforms enables large-scale reconfigurable gate arrays.

1. Introduction

All-optical (AO) logic gates are envisioned as key building blocks in the next generation of advanced photonic networks [1

D. A. B. Miller, “Are optical transistors the logical next step?” Nat. Photonics 4(1), 3–5 (2010). [CrossRef]

]. We recently introduced a novel all-optical logic architecture [2

M. Nazarathy, Z. Zalevsky, A. Rudnitsky, B. Larom, A. Nevet, M. Orenstein, and B. Fischer, “All-Optical Linear Reconfigurable Logic with Non-linear Phase Erasure,” in Special Issue Opt. Comp,” J. Opt. Soc. Am. A 26, A21–A39 (2009). [CrossRef]

], whereby the gates may be readily reconfigured to implement (N)AND / (N)OR / X(N)OR logic, i.e. a single gate structure may be repeated throughout the logic circuit to implement multiple truth tables, facilitating gate array manufacturability. In contrast to prior research in reconfigurable AO logic [3

Z. Li, Y. Liu, S. Zhang, H. Ju, H. de Waardt, G. D. Khoe, and D. Lenstra, “All-optical logic gates based on an SOA and an optical filter,” in 31st European Conference on Optical Communication 2005 (ECOC’05), Vol. 2, 229–230 (2005).

–5

K. Sun, J. Qiu, M. Rochette, and L. R. Chen, “All-optical logic gates (XOR, AND and OR) based on cross phase modulation in a highly nonlinear fiber,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 3.3.7.

], our approach emphasizes cascading of multiple such gates into larger logic arrays, aiming towards an all-optical FPGA. Moreover, the AO circuit may coherently operate at a single wavelength. Gate reconfiguration is effected by an optical reference signal, which may be adapted to an arbitrary Boolean complex-valued alphabet at the gate logic inputs, and calibrated to correct gate imperfections.

Remarkably, our AO gate structure is partitioned into an interferometric linear front-end (LFE), and a nonlinear back end (NLBE). In the LFE, two lightwave logic inputs and a reference signal linearly interfere. The NLBE implements a phase-erasure (or “reset”) function, realizable either as a SOA (semiconductor optical amplifier), saturable absorber, HNLF (highly non linear fiber), EDFA (Erbium doped fiber amplifier) or through other potential optical nonlinearities (any phase-insensitive logical NOT) [2

]. The gate reconfiguration and recalibration capabilities, along with its functional decoupling of the linear and nonlinear sections, facilitate the potential aggregation of large gate counts into logic arrays over photonic integrated circuit (PIC) platforms.

In this paper we elaborate on the novel architecture and principle of operation, experimentally demonstrating for the first time, by means of RF photonics, the reconfigurability and rudimentary cascadability of nine gate pairs operating at low clock rate. Since feasibility study on an integrated chip is highly challenging and since bulky free space/fiber interferometery schemes arise difficulties of phase stability control over long distances, non-relevant to the miniature chip implementation, our demonstration is conducted in the optical envelope rather than in the optically coherent domain. Finally we discuss prospects for large-scale photonic integration based on recently emerging opto-electronic repeater technology [6

M. Ziari, B. Little, M. Kato, P. Evans, S. Chu, W. Chen, J. Hryniewicz, F. Johnson, W. Chen, D. Gill, O. King, M. Fisher, V. Dominic, A. Nilsson, J. Rahn, S. Corzine, A. Dentai, M. Missey, D. Lambert, R. Muthiah, R. Salvatore, S. Murthy, J. Pleumeekers, R. Schneider, R. Nagarajan, C. Joyner, F. Kish, and D. Welch, “Large scale integration of photonic integrated circuits on InP and high-index-contrast Si platforms,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.2.

], and the implementation of the presented scheme is examined based on the recently outlined criteria for practical optical logic [1

D. A. B. Miller, “Are optical transistors the logical next step?” Nat. Photonics 4(1), 3–5 (2010). [CrossRef]

2. Theory of reconfigurable linear-nonlinear gate operation

We first illustrate how simple linear optics (e.g. cascaded Y-junction combiners as simulated in Fig. 1(a) ) may “almost” realize the logic operation, yielding a 3-level signal, with two of the signals being antipodal; the non-linear termination (phase erasure) provides the final touch, an essential non-invertible mapping that collapses the two antipodal signals into a single one, yielding a two-level logic output. The logic inputs X and Y are selected from the complex-valued set

{A, B} = {| A | ∠ φ_{A}, | B | ∠ φ_{B}}

. Here we assume real-valued logic: φ_A=φ_B=0. In the gate LFE, a first combiner generates the sum X+Y, while a second combiner adds up a reference signal, -R, with:

R \in {R_{a}, R_{b}, R_{c}} = {1.5 A + 0.5 B, 0.5 A + 1.5 B, A + B}

yielding the interim output U = X + Y – R; in the NLBE, U is passed through a “phase eraser”, namely a nonlinear element with transfer characteristic V = |U| (or any monotonic function of |U| e.g. |U| ²). The three logic truth tables of the reconfigurable gate are established in Table 1 .

Fig. 1 (a). OptSim^TM simulation of optically coherent operation of a single NOR gate [1

D. A. B. Miller, “Are optical transistors the logical next step?” Nat. Photonics 4(1), 3–5 (2010). [CrossRef]

]. (b). Reconfigurable two-gate logic circuit realizing nine possible truth tables, as set by R ₁,R ₂, and its implementation using linear-nonlinear reconfigurable gate structures.

Table 1 The AO gate functions as either AND, NOR or XNOR, as selected by the value of R. Reversing the logic polarity yields the complementary logic functions NAND, OR, XOR.

Logic Function:		AND (R = R_a)		NOR (R = R_b)		XNOR (R = R_c)
X	Y	U	V	U	V	U	V
A	A	−0.5(A-B)	0.5\|A-B\|	−1.5(A-B)	1.5\|A-B\|	-(A-B)	\|A-B\|
A	B	0.5(A-B)	0.5\|A-B\|	−0.5(A-B)	0.5\|A-B\|	0	0
B	A	0.5(A-B)	0.5\|A-B\|	−0.5(A-B)	0.5\|A-B\|	0	0
B	B	1.5\|A-B\|	1.5\|A-B\|	0.5(A-B)	0.5\|A-B\|	(A-B)	\|A-B\|

3. Experimental demonstration of the gates

In this section we show the experimental demonstration of gates reconfigurability and rudimentary cascadability using RF photonics. As initial proof-of-principle, we experimentally prototyped the above concept, albeit with incoherent RF-modulated, direct-detection lightwave envelopes, using incoherent addition of optical powers, rather than operating in the optically coherent domain as envisioned in ultimate realizations of ultra-high-speed large-scale PICs. Notice that the mathematical model of gate operation discussed in Table 1 applies “as is”, provided the coherent optical carrier is conceptually replaced by an RF-modulated lightwave envelope, further modulated by NRZ Boolean signals; the photo-detected lightwave envelope is passed through an electronic high-pass filter (HPF) in order to offset its average value, yielding a real-valued bipolar signal. The LFE consists as before of a pair of optical combiners, though now optical powers are added up rather than complex amplitudes.

A super-luminescent source is used to effect power superposition. The O-E-O repeater effecting a regenerative phase erasure operation is realized incoherently in our demonstration, consisting of the cascade of a photo diode (PD), HPF, electronic envelope detector, two-stage Butterworth LPF, comparator (to subtract the reference R while regenerating the electronic signal, removing source noise, imperfections in the LFE and current spikes from the PD), and finally an RF phase shifter (to adjust the phase of the RF envelope prior to injection into the next stage optical modulator). Once these principles are understood, the experimental block diagram of Fig. 2(a) is readily identified as implementing the abstract functions of Fig. 1 and Table 1. Figure 2(b) presents a picture of the constructed experimental configuration including the setup itself in the center and the required characterization equipment such as EDFA, digital scopes and fibers at the lower right and upper left corner of the picture. The only parts of Fig. 2(a) requiring further clarification pertain to the generation of sufficiently rich test combinations {I₁,I₂,I₃} = {000,001,011,111,110,100} of logic input signals, by means of power addition of three NRZ (non return to zero) signals successively optically delayed by 1/3 of a period (Fig. 3 ). The signals that were experimentally measured at the first and second gate outputs are shown in Fig. 4 . I₁ (green), U₁ (blue), V₁ (yellow) and U₂ (purple) are the signal waveforms for all possible gate combinations (by manually changing the VOA settings), each for 6 of the 8 possible input triplets.

Fig. 2 (a). Low-speed experimental demonstration of reconfigurable two-gate circuit using RF photonics. MZM denote Mach-Zehnder Modulators operated in a quasi-linear region around quadrature; Variable Optical Attenuators (VOA) are used to adjust the optical powers of the logic signals and the references to the correct mutual ratios. Suitable fiber delays are used to synchronize the RF carrier and logic waveform phases of the various signals. The RF subcarrier modulation frequency is 232kHz; the NRZ logic signals are clocked at 1.5 KHz. (b). Picture of the constructed experimental configuration including the setup itself in the center and the required characterization equipment such as EDFA, digital scopes and fibers at the lower right and upper left corner of the picture.

Fig. 3 Test inputs to the logic circuit: (a). Successively delayed inputs. (b). Power addition in first gate. (c). Power addition in second gate.

Fig. 4 Signal waveforms in the experiment of Fig. 3: I₁ (green), U₁ (blue), V₁ (yellow) and U₂ (purple) for all possible gate combinations (by manually changing the VOA settings), each for 6 of the 8 possible input triplets. (a) AND-AND, (b) AND-NOR, (c) AND-XNOR, (d) NOR-AND, (e) NOR-NOR, (f) NOR-XNOR, (g) XNOR-AND, (h) XNOR-NOR, (i) XNOR-XNOR. Comparing the measured Boolean signals with those predicted in Table 2, it is apparent that the two-gate opto-electronic logic circuit indeed functions as designed.

In Fig. 4 one obtains the experimental realization of the following Boolean functions for the two logic gates G₁ and G₂ respectively as they appear in the schematic sketch of Fig. 1(b): in Fig. 4(a) AND-AND, in 4(b) AND-NOR, in 4(c) AND-XNOR, in 4(d) NOR-AND, in 4(e) NOR-NOR, in 4(f) NOR-XNOR, in 4(g) XNOR-AND, in 4(h) XNOR-NOR and in 4(i) XNOR-XNOR. Comparing the measured Boolean signals with those predicted in Table 2 , it is apparent that the two-gate opto-electronic logic circuit indeed functions as designed.

Table 2 Truth table for cascaded gates G₁ and G₂ and logic inputs {I₁,I₂,I₃} (red = untested).

Logic Inputs			G₁	AND			NOR			XNOR
I₁	I₂	I₃	G₂	AND (a)	NOR (b)	XNOR (c)	AND (d)	NOR (e)	XNOR (f)	AND (g)	NOR (h)	XNOR (i)
0	0	0		0	1	1	0	0	0	0	0	1
0	0	1		0	0	0	1	0	1	1	0	0
0	1	0		0	0	1	0	1	1	0	1	0
0	1	1		0	0	0	0	0	0	0	0	0
1	0	0		0	1	1	0	1	1	0	1	0
1	0	1		0	0	0	0	0	0	0	0	0
1	1	0		0	0	0	0	1	1	0	0	0
1	1	1		1	0	1	0	0	0	1	0	1

Note that in the presented experimental scheme the energy consumption of the modulator is relatively high and it doesn't reflect the real consumption for the integrated scheme. The fan-out of the proposed configuration may be estimated as follows; for an external laser modulated at the output of each gate, any number of output gates could be cascaded as long as the number is known in advance and is similar for all gates. For the RF scheme the fan-out should be limited by the noise at “0” logic level and on the threshold of the PD detection (which affects the error probability).

4. Large-scale O/E/O photonic integration of reconfigurable logic circuits

The cascadability of multiple AO reconfigurable gates into integrated coherent photonic logic circuits was addressed in Ref [2

Here we propose and discuss a novel alternative opto-electronic architectural approach, amenable to large scale integration of photonic logic arrays of the gates [2

], based on recent advances in Silicon and InP photonic platforms [6

–11

I. M. Soganci, T. Tanemura, K. A. Williams, N. Calabretta, T. de Vries, E. Smalbrugge, M. K. Smit, H. J. S. Dorren, and Y. Nakano, “High-speed 1x16 optical switch monolithically integrated on InP,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.2.1.

The resulting large-scale logic circuits would no longer be all-optical, as they would require the integration of passive optics, PDs and modulated optical sources. With the advent of digitally regenerating photonic circuits [6

], this architecture bears potential for very large scale integration and ultra-high-speed logic operation.

An opto-electronic gate with optical inputs and electrical output (Fig. 5 ) may be implemented based on two stages of optical combining (e.g. realizing its LFE as in Fig. 1(a)), however now the NLBE terminating the LFE output is no longer AO, but is realized as square-law photo-detection. A PD is used to generate the phase-erasure operation (V = |U|²) in the mixed optical-electrical domain (O/E conversion), improving the noise margin and enabling the gate to meet the criteria of cascadability and logic-level restoration. The photocurrent is E/O-converted back to the optical domain by having the PD output drive a modulated optical source, e.g. an electro-absorption modulated laser (EML), providing a complete input/output isolation and preventing critical biasing. A single laser source (“optical power supply”) may be shared among multiple electro-absorption modulators (EAMs), and optical pre-amplification may be used with the PDs. This structure realizes reconfigurable cascadable gates with optical I/Os but with internal electronic phase-erasure and thresholding (slicing) inserted between the PD and the EML, attaining a regenerative characteristic. Such reconfigurable gates may be in principle indefinitely cascaded and fanned out/in by means of optical interconnects. Novel III-V based modulators with ultra-low energy consumption are recently emerging [13

Y.-C. Chang, and L. A. Coldren, “Optimization of VCSEL structure for high-speed operation,” in Proc. IEEE 21st ISLC, Sorrento, Italy, 159–160 (2008).

,14

D. Englund, H. Altug, B. Ellis, and J. Vuckovic, “Ultrafast photonic crystal lasers,” Laser Photon. Rev. 2(4), 264–274 (2008). [CrossRef]

], enabling our scheme to approach the desired energy consumption per bit [15

D. A. B. Miller, “Device Requirements for Optical Interconnects to Silicon Chips,” Proc. IEEE 97, 1166–1185 (2009). [CrossRef]

, 16

T. Yoshimatsu, S. Kodama, K. Yoshino, and H. Ito, “100-gb/s error-free wavelength conversion with a monolithic optical gate integrating a photodiode and electroabsorption modulator,” Photon. Tech. Lett. 17(11), 2367–2369 (2005). [CrossRef]

Fig. 5 O/E/O reconfigurable gate – the recurring element in large-scale reconfigurable photonic logic arrays leveraging the PIC platform [5

Notice that compact O/E/O repeater arrays were recently large-scale integrated, in the context of optical transmission applications, by companies such as Infinera [7

J. E. Bowers, H. W. Chen, D. Liang, D. C. Oakley, A. Napoleone, D. C. Chapman, D. L. Chen, and P. W. Juodawlkis, “Integration using the hybrid Silicon platform,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.1.

]; those mass-produced PIC platforms are evidently not currently directed towards photonic logic, but rather their target application is large-scale opto-electronic integration of conventional optical transceivers, O/E/O digital regenerators, add-drop multiplexers [6

], optical switches [11

] and integrated PD and EAM on a chip [12

D. Englund, A. Faraon, A. Majumdar, N. Stoltz, P. Petroff, and J. Vuckovic, “An optical modulator based on a single strongly coupled quantum dot - cavity system in a p-i-n junction,” Opt. Express 17(21), 18651–18658 (2009). [CrossRef]

Nevertheless Si and InP platforms as well as hybrid wafer-bonding technologies for compound Si-InP platforms [7

–10

M. J. Wale, “Photonic integration challenges for next-generation networks,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.4.

] have progressed and will continue to mature to the point where they would enable large-scale photonic logic circuits arraying the recently discovered linear-nonlinear reconfigurable gates [2

The issue of cascadability of the proposed approach may be attained by two means including introducing a calibration and tuning procedure in the linear module of each gate as well as by endowing in the nonlinear phase-eraser module with a regenerative characteristic.

An important enabler of the cascadability of the proposed logic devices is the property of logic level restoration. The gate output should have less spread of its logic supports than the analog representations of the Boolean inputs do – ideally the analog output should remain constant (its logic support should be a single point) in the wake of small variations of the analog inputs over their respective logic supports. To attain logic-level restoration, the transfer characteristic

V = M (| U |)

of the phase erasure module should have abrupt transitions between the LOW and HIGH input states, and should be as flat as possible over the domains of the inputs outside the transition, providing tolerance in the wake of small deviations in the input signal levels over their logic supports. Then, the relatively narrow supports resulting for the L and H outputs may be used as well-conditioned inputs to the next gate, curbing error accumulation and allowing cascadability. Thus, it is clear that imposing the regenerative characteristic additional constraint on the shape of the transfer function

M (| U |)

, may significantly improve cascadability.

The ideal solution is to have the phase erasure nonlinear characteristic further endowed with a limiter or ideal-switching amplitude transfer characteristic, either straight (ID gate) or inverted (NOT gate):

M_{I D} (u) = {\begin{matrix} V_{L}, ​
                                       ​
                                       ​
                                       ​
                                       ​ u \leq u_{t h} \\ V_{H}, ​
                                       ​
                                       ​
                                       ​
                                       ​
                                       ​ u > u_{t h} \end{matrix}, M_{N O T} (u) = {\begin{matrix} V_{L}, ​
                                       ​
                                       ​
                                       ​
                                       ​
                                       ​ u \geq u_{t h} \\ V_{H}, ​
                                       ​
                                       ​
                                       ​
                                       ​
                                       ​ u < u_{t h} \end{matrix},

(1)

Then, for the logic AND example, and assuming an

M_{I D}

limiter characteristic, with its threshold set in between the two input logic supports i.e.

| U_{H L} |, | U_{L L} |, | U_{L H} | < u_{t h}

, and

u_{t h} < | U_{H H} |

, then whereas

M (| U_{H H} |) = V_{H}

, whereas the three sub-levels

| U_{H L} |, | U_{L L} |, | U_{L H} |

precisely map into

V_{L}

M (| U_{H L} |) = M (| U_{L L} |) = M (| U_{L H} |) = V_{L}

(2)

The non-ideal logic supports of the input have been ideally corrected to two point logic supports at the output. Granted, we might not be able to physically realize a perfect limiter characteristic; in fact a nonzero slope of the high and low branches of the limiter characteristic may still be acceptable, as long the slope is small in absolute value, so that it provides some “compression” of the input logic supports. In fact, to improve the logic supports by compressing them as we proceed from the input to the output, a sufficient condition is that the peak slope of the transfer characteristic over the logic supports should be less than unity in absolute value. Indeed, let

D_{S} = \max_{u_{1}, u_{2} \in S} | u_{1} - u_{2} |

be defined as the logic variation (extent of a logic support S), say the logic support of the H (high level) signal U_H input into the phase erasure is

S [U_{H}]

, and denote by

s_{\max}

the peak of the absolute value of the slope of the restriction of the transfer characteristic to the domain S,

s_{\max} = \max {| d M / d u |}_{u \in S_{X}}

, then it is readily seen that the variation of the logic support of the output satisfies

D_{S [V_{H}]} \leq s_{\max} D_{S [U_{H}]}

, i.e. to get compression from input to output, i.e. get the logic variation reduced,

D_{S [V_{H}]} \leq D_{S [U_{H}]}

, we simply require

s_{\max} \leq 1

The smaller the absolute values of the slopes of the two limiter branches, the more precise the gate operation, as each input logic support gets well compressed when propagating through a mildly-sloped limiter branch. Ideally the slopes of the two branches should be zero. If there are small deviations remaining, i.e. the output logic supports are (small but) finite, rather than consisting of two discrete points

V_{L}, V_{H}

, then cascadability is still feasible.

To substantially increase the length of the logic cascades, it is highly desirable to insert, at least every few gates if not in every gate, high quality switching characteristics effecting restoration of the logic signals.

5. Conclusions

In this paper we have experimentally demonstrated the realization of cascadable and reconfigurable photonic logic (N)AND, (N)OR and X(N)OR gates based upon a combination of linear lightwave interference followed by a non-linear phase erasure module.

In our experimental investigation we demonstrated the operability of pair of linear-nonlinear all-optical logic gate structures using RF photonics. Although demonstrated with fibers and at low operation rate, the operation principle proven in this paper may enable realization of large-scale of such reconfigurable arrays being operated at optics communication rates (e.g. 40GHz) if the operation principle of such gates is applied over the highly integrated O/E/O repeaters over Si/InP hybrid platforms.

References and Links

1.	D. A. B. Miller, “Are optical transistors the logical next step?” Nat. Photonics 4(1), 3–5 (2010). [CrossRef]
2.	M. Nazarathy, Z. Zalevsky, A. Rudnitsky, B. Larom, A. Nevet, M. Orenstein, and B. Fischer, “All-Optical Linear Reconfigurable Logic with Non-linear Phase Erasure,” in Special Issue Opt. Comp,” J. Opt. Soc. Am. A 26, A21–A39 (2009). [CrossRef]
3.	Z. Li, Y. Liu, S. Zhang, H. Ju, H. de Waardt, G. D. Khoe, and D. Lenstra, “All-optical logic gates based on an SOA and an optical filter,” in 31st European Conference on Optical Communication 2005 (ECOC’05), Vol. 2, 229–230 (2005).
4.	D. M. Lai, C. H. Kwok, and K. K. Wong, “All-optical picoseconds logic gates based on a fiber optical parametric amplifier,” Opt. Express 16(22), 18362–18370 (2008). [CrossRef] [PubMed]
5.	K. Sun, J. Qiu, M. Rochette, and L. R. Chen, “All-optical logic gates (XOR, AND and OR) based on cross phase modulation in a highly nonlinear fiber,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 3.3.7.
6.	M. Ziari, B. Little, M. Kato, P. Evans, S. Chu, W. Chen, J. Hryniewicz, F. Johnson, W. Chen, D. Gill, O. King, M. Fisher, V. Dominic, A. Nilsson, J. Rahn, S. Corzine, A. Dentai, M. Missey, D. Lambert, R. Muthiah, R. Salvatore, S. Murthy, J. Pleumeekers, R. Schneider, R. Nagarajan, C. Joyner, F. Kish, and D. Welch, “Large scale integration of photonic integrated circuits on InP and high-index-contrast Si platforms,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.2.
7.	J. E. Bowers, H. W. Chen, D. Liang, D. C. Oakley, A. Napoleone, D. C. Chapman, D. L. Chen, and P. W. Juodawlkis, “Integration using the hybrid Silicon platform,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.1.
8.	D. Van Thourhout, and G. Roelkens, “Heterogeneously integrated SOI compound semiconductor photonics,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 4.2.1.
9.	M. K. Smit, R. Baets, and M. Wale, “InP-based photonic integration: learning from CMOS,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.3.
10.	M. J. Wale, “Photonic integration challenges for next-generation networks,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.4.
11.	I. M. Soganci, T. Tanemura, K. A. Williams, N. Calabretta, T. de Vries, E. Smalbrugge, M. K. Smit, H. J. S. Dorren, and Y. Nakano, “High-speed 1x16 optical switch monolithically integrated on InP,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.2.1.
12.	D. Englund, A. Faraon, A. Majumdar, N. Stoltz, P. Petroff, and J. Vuckovic, “An optical modulator based on a single strongly coupled quantum dot - cavity system in a p-i-n junction,” Opt. Express 17(21), 18651–18658 (2009). [CrossRef]
13.	Y.-C. Chang, and L. A. Coldren, “Optimization of VCSEL structure for high-speed operation,” in Proc. IEEE 21st ISLC, Sorrento, Italy, 159–160 (2008).
14.	D. Englund, H. Altug, B. Ellis, and J. Vuckovic, “Ultrafast photonic crystal lasers,” Laser Photon. Rev. 2(4), 264–274 (2008). [CrossRef]
15.	D. A. B. Miller, “Device Requirements for Optical Interconnects to Silicon Chips,” Proc. IEEE 97, 1166–1185 (2009). [CrossRef]
16.	T. Yoshimatsu, S. Kodama, K. Yoshino, and H. Ito, “100-gb/s error-free wavelength conversion with a monolithic optical gate integrating a photodiode and electroabsorption modulator,” Photon. Tech. Lett. 17(11), 2367–2369 (2005). [CrossRef]

OCIS Codes
(130.2790) Integrated optics : Guided waves
(130.3120) Integrated optics : Integrated optics devices
(130.3750) Integrated optics : Optical logic devices
(190.4390) Nonlinear optics : Nonlinear optics, integrated optics
(200.4740) Optics in computing : Optical processing

ToC Category:
Optics in Computing

History
Original Manuscript: January 12, 2010
Revised Manuscript: March 4, 2010
Manuscript Accepted: March 19, 2010
Published: June 10, 2010

Citation
Bar Larom, Moshe Nazarathy, Arkady Rudnitsky, Amir Nevet, and Zeev Zalevsky, "Cascadable and reconfigurable photonic logic gates based on linear lightwave interference and non-linear phase erasure," Opt. Express 18, 13600-13607 (2010)
http://www.opticsinfobase.org/oe/abstract.cfm?URI=oe-18-13-13600

Sort: Author | Year | Journal | Reset

References

D. A. B. Miller, “Are optical transistors the logical next step?” Nat. Photonics 4(1), 3–5 (2010). [CrossRef]
M. Nazarathy, Z. Zalevsky, A. Rudnitsky, B. Larom, A. Nevet, M. Orenstein, and B. Fischer, “All-Optical Linear Reconfigurable Logic with Non-linear Phase Erasure,” in Special Issue Opt. Comp, J. Opt. Soc. Am. A 26, A21–A39 (2009). [CrossRef]
Z. Li, Y. Liu, S. Zhang, H. Ju, H. de Waardt, G. D. Khoe, and D. Lenstra, “All-optical logic gates based on an SOA and an optical filter,” in 31st European Conference on Optical Communication 2005 (ECOC’05), Vol. 2, 229–230 (2005).
D. M. Lai, C. H. Kwok, and K. K. Wong, “All-optical picoseconds logic gates based on a fiber optical parametric amplifier,” Opt. Express 16(22), 18362–18370 (2008). [CrossRef] [PubMed]
K. Sun, J. Qiu, M. Rochette, and L. R. Chen, “All-optical logic gates (XOR, AND and OR) based on cross phase modulation in a highly nonlinear fiber,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 3.3.7.
M. Ziari, B. Little, M. Kato, P. Evans, S. Chu, W. Chen, J. Hryniewicz, F. Johnson, W. Chen, D. Gill, O. King, M. Fisher, V. Dominic, A. Nilsson, J. Rahn, S. Corzine, A. Dentai, M. Missey, D. Lambert, R. Muthiah, R. Salvatore, S. Murthy, J. Pleumeekers, R. Schneider, R. Nagarajan, C. Joyner, F. Kish, and D. Welch, “Large scale integration of photonic integrated circuits on InP and high-index-contrast Si platforms,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.2.
J. E. Bowers, H. W. Chen, D. Liang, D. C. Oakley, A. Napoleone, D. C. Chapman, D. L. Chen, and P. W. Juodawlkis, “Integration using the hybrid Silicon platform,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.1.
D. Van Thourhout, and G. Roelkens, “Heterogeneously integrated SOI compound semiconductor photonics,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 4.2.1.
M. K. Smit, R. Baets, and M. Wale, “InP-based photonic integration: learning from CMOS,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.3.
M. J. Wale, “Photonic integration challenges for next-generation networks,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.4.
I. M. Soganci, T. Tanemura, K. A. Williams, N. Calabretta, T. de Vries, E. Smalbrugge, M. K. Smit, H. J. S. Dorren, and Y. Nakano, “High-speed 1x16 optical switch monolithically integrated on InP,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.2.1.
D. Englund, A. Faraon, A. Majumdar, N. Stoltz, P. Petroff, and J. Vuckovic, “An optical modulator based on a single strongly coupled quantum dot - cavity system in a p-i-n junction,” Opt. Express 17(21), 18651–18658 (2009). [CrossRef]
Y.-C. Chang and L. A. Coldren, “Optimization of VCSEL structure for high-speed operation,” in Proc. IEEE 21st ISLC, Sorrento, Italy, 159–160 (2008).
D. Englund, H. Altug, B. Ellis, and J. Vuckovic, “Ultrafast photonic crystal lasers,” Laser Photon. Rev. 2(4), 264–274 (2008). [CrossRef]
D. A. B. Miller, “Device Requirements for Optical Interconnects to Silicon Chips,” Proc. IEEE 97, 1166–1185 (2009). [CrossRef]
T. Yoshimatsu, S. Kodama, K. Yoshino, and H. Ito, “100-gb/s error-free wavelength conversion with a monolithic optical gate integrating a photodiode and electroabsorption modulator,” Photon. Tech. Lett. 17(11), 2367–2369 (2005). [CrossRef]

J. Opt. Soc. Am. A

M. Nazarathy, Z. Zalevsky, A. Rudnitsky, B. Larom, A. Nevet, M. Orenstein, and B. Fischer, “All-Optical Linear Reconfigurable Logic with Non-linear Phase Erasure,” in Special Issue Opt. Comp, J. Opt. Soc. Am. A 26, A21–A39 (2009). [CrossRef]

Laser Photon. Rev.

D. Englund, H. Altug, B. Ellis, and J. Vuckovic, “Ultrafast photonic crystal lasers,” Laser Photon. Rev. 2(4), 264–274 (2008). [CrossRef]

Nat. Photonics

D. A. B. Miller, “Are optical transistors the logical next step?” Nat. Photonics 4(1), 3–5 (2010). [CrossRef]

Opt. Express

Photon. Tech. Lett.

T. Yoshimatsu, S. Kodama, K. Yoshino, and H. Ito, “100-gb/s error-free wavelength conversion with a monolithic optical gate integrating a photodiode and electroabsorption modulator,” Photon. Tech. Lett. 17(11), 2367–2369 (2005). [CrossRef]

Proc. IEEE

D. A. B. Miller, “Device Requirements for Optical Interconnects to Silicon Chips,” Proc. IEEE 97, 1166–1185 (2009). [CrossRef]

Other

Y.-C. Chang and L. A. Coldren, “Optimization of VCSEL structure for high-speed operation,” in Proc. IEEE 21st ISLC, Sorrento, Italy, 159–160 (2008).
Z. Li, Y. Liu, S. Zhang, H. Ju, H. de Waardt, G. D. Khoe, and D. Lenstra, “All-optical logic gates based on an SOA and an optical filter,” in 31st European Conference on Optical Communication 2005 (ECOC’05), Vol. 2, 229–230 (2005).
K. Sun, J. Qiu, M. Rochette, and L. R. Chen, “All-optical logic gates (XOR, AND and OR) based on cross phase modulation in a highly nonlinear fiber,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 3.3.7.
M. Ziari, B. Little, M. Kato, P. Evans, S. Chu, W. Chen, J. Hryniewicz, F. Johnson, W. Chen, D. Gill, O. King, M. Fisher, V. Dominic, A. Nilsson, J. Rahn, S. Corzine, A. Dentai, M. Missey, D. Lambert, R. Muthiah, R. Salvatore, S. Murthy, J. Pleumeekers, R. Schneider, R. Nagarajan, C. Joyner, F. Kish, and D. Welch, “Large scale integration of photonic integrated circuits on InP and high-index-contrast Si platforms,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.2.
J. E. Bowers, H. W. Chen, D. Liang, D. C. Oakley, A. Napoleone, D. C. Chapman, D. L. Chen, and P. W. Juodawlkis, “Integration using the hybrid Silicon platform,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.1.
D. Van Thourhout, and G. Roelkens, “Heterogeneously integrated SOI compound semiconductor photonics,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 4.2.1.
M. K. Smit, R. Baets, and M. Wale, “InP-based photonic integration: learning from CMOS,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.3.
M. J. Wale, “Photonic integration challenges for next-generation networks,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.7.4.
I. M. Soganci, T. Tanemura, K. A. Williams, N. Calabretta, T. de Vries, E. Smalbrugge, M. K. Smit, H. J. S. Dorren, and Y. Nakano, “High-speed 1x16 optical switch monolithically integrated on InP,” in 35st European Conference on Optical Communication 2009 (ECOC’09), paper 1.2.1.

Cited By

Alert me when this paper is cited

OSA is able to provide readers links to articles that cite this paper by participating in CrossRef's Cited-By Linking service. CrossRef includes content from more than 3000 publishers and societies. In addition to listing OSA journal articles that cite this paper, citing articles from other participating publishers will also be listed.

Click here to see a list of articles that cite this paper